component

TLV2221IDBVT

Public Made by Adom

by adom

Texas Instruments Operational Amplifier, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentamplifierstlv2221idbvtfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
tlv2221idbvt / README.md
History Download
Ray Publish 0.1.0 ba33050 5d ago

TLV2221IDBVT

Texas Instruments · Operational Amplifier · SOT-23-5

TLV2221IDBVT from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Output terminal, which swings rail-to-rail because the output swing includes both supply rails.
2 VDD−/GND power_in Negative supply rail, which serves as GND in single-supply operation (supply range 2.7 V to 10 V).
3 IN+ input Noninverting input whose common-mode input voltage range includes the negative rail.
4 IN− input Inverting input whose common-mode input voltage range includes the negative rail; it sits on the same board end as OUT to provide negative feedback.
5 VDD+ power_in Positive supply rail; the device operates over a wide supply range of 2.7 V to 10 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Amplifiers
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VDD 2.7 10 V 4
Operating free-air temperature TA -40 85 °C TLV2221I 4
Supply voltage VDD 12 V see Note 1 4
Input current (each input) II -5 5 mA 4
Output current IO -50 50 mA 4
Total current into VDD+ -50 50 mA 4
Total current out of VDD− -50 50 mA 4
Storage temperature range Tstg -65 150 °C 4
Lead temperature 260 °C 1.6 mm from case for 10 seconds, DBV package 4
Input voltage range (any input) VI -0.3 V see Note 1; maximum printed as VDD 4
Continuous total power dissipation 150 mW DBV package, TA ≤ 25°C; derating 1.2 mW/°C above 25°C 4
Input offset voltage VIO 0.62 3 mV VDD = 3 V 5
Input offset voltage VIO 0.61 3 mV VDD = 5 V 7
Input offset current IIO 150 pA VDD = 3 V, full range (TA −40°C to 85°C) 5
Input bias current IIB 150 pA VDD = 3 V, full range (TA −40°C to 85°C) 5
Input offset current IIO 150 pA VDD = 5 V, full range (TA −40°C to 85°C) 7
Input bias current IIB 150 pA VDD = 5 V, full range (TA −40°C to 85°C) 7
Common-mode input voltage range VICR -0.3 2.2 V VDD = 3 V, 25°C, RS = 50 Ω, /VIO/ ≤5 mV 5
Common-mode input voltage range VICR -0.3 4.2 V VDD = 5 V, 25°C, RS = 50 Ω, /VIO/ ≤5 mV 7
Common-mode input voltage range VICR 0 1.7 V VDD = 3 V, full range, RS = 50 Ω, /VIO/ ≤5 mV 5
Common-mode input voltage range VICR 0 3.5 V VDD = 5 V, full range, RS = 50 Ω, /VIO/ ≤5 mV 7
High-level output voltage VOH 2.5 V VDD = 3 V, full range, IOH = −400 µA 5
Low-level output voltage VOL 500 mV VDD = 3 V, full range, VIC = 1.5 V, IOL = 500 µA 5
Low-level output voltage VOL 500 mV VDD = 5 V, full range, VIC = 2.5 V, IOL = 500 µA 7
Large-signal differential voltage amplification AVD 2 3 V/mV VDD = 3 V, 25°C, VIC = 1.5 V, VO = 1 V to 2 V, RL = 2 kΩ referenced to 1.5 V 5
Large-signal differential voltage amplification AVD 3 5 V/mV VDD = 5 V, 25°C, VIC = 2.5 V, VO = 1 V to 4 V, RL = 2 kΩ referenced to 2.5 V 7
Large-signal differential voltage amplification AVD 1 V/mV VDD = 3 V, full range, VO = 1 V to 2 V, RL = 2 kΩ 5
Large-signal differential voltage amplification AVD 1 V/mV VDD = 5 V, full range, VO = 1 V to 4 V, RL = 2 kΩ 7
Common-mode rejection ratio CMRR 70 82 dB VDD = 3 V, 25°C, VIC = 0 to 1.7 V, VO = 1.5 V, RS = 50 Ω 5
Common-mode rejection ratio CMRR 70 85 dB VDD = 5 V, 25°C, VIC = 0 to 2.7 V, VO = 1.5 V, RS = 50 Ω 7
Common-mode rejection ratio CMRR 65 dB VDD = 3 V, full range, VIC = 0 to 1.7 V, VO = 1.5 V, RS = 50 Ω 5
Common-mode rejection ratio CMRR 65 dB VDD = 5 V, full range, VIC = 0 to 2.7 V, VO = 1.5 V, RS = 50 Ω 7
Supply voltage rejection ratio kSVR 80 95 dB VDD = 2.7 V to 8 V, 25°C 5
Supply voltage rejection ratio kSVR 80 95 dB VDD = 4.4 V to 8 V, 25°C 7
Supply voltage rejection ratio kSVR 80 dB VDD = 2.7 V to 8 V, full range, VIC = VDD/2, no load 5
Supply voltage rejection ratio kSVR 80 dB VDD = 4.4 V to 8 V, full range, VIC = VDD/2, no load 7
Supply current IDD 100 150 µA VDD = 3 V, 25°C, VO = 1.5 V, no load 5
Supply current IDD 110 150 µA VDD = 5 V, 25°C, VO = 2.5 V, no load 7
Supply current IDD 200 µA VDD = 3 V, full range, VO = 1.5 V, no load 5
Supply current IDD 200 µA VDD = 5 V, full range, VO = 2.5 V, no load 7
Slew rate at unity gain SR 0.05 V/µs VDD = 3 V, full range, VO = 1.1 V to 1.9 V, RL = 2 kΩ, CL = 100 pF 6
Slew rate at unity gain SR 0.05 V/µs VDD = 5 V, full range, VO = 1.5 V to 3.5 V, RL = 2 kΩ, CL = 100 pF 8

CAD (KiCad official)

  • Symbol: TLV2221IDBVT
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tlv2221idbvt-etched.step / tlv2221idbvt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv2221idbvt.step / tlv2221idbvt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 a5e48b461d845c3c, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF