component
TLV1544IDR
Public Made by Adomby adom
Texas Instruments Analog To Digital Converters (ADC), SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTLV1544IDR
Texas Instruments · Analog To Digital Converters (ADC) · SOIC-16
TLV1544IDR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DATA OUT | tri_state | Three-state serial output of the A/D conversion result, high-impedance when CS is high and active when CS is low, changing on the falling I/O CLK edge in microprocessor mode or the rising edge in DSP mode. |
| 2 | DATA IN | input | Serial data input that carries the 4-bit channel and test-voltage select (and can set conversion rate and power-down), MSB first, sampled on the first four I/O CLK edges after CS↓ (or FS↓ in DSP mode) and ignored for the rest of the conversion. |
| 3 | I/O CLK | input | Serial input/output clock that clocks in the input data, starts sampling on the fourth edge, and hands conversion control to the internal state machine on the tenth edge; maximum frequency is 10 MHz and depends on VCC and source impedance (Table 1). |
| 4 | EOC | output | End-of-conversion output that goes low on the tenth I/O CLK rising edge (microprocessor mode) or falling edge (DSP mode) and returns high when the conversion is complete and data is ready. |
| 5 | VCC | power_in | Positive supply voltage, specified from 2.7 V to 5.5 V dc. |
| 6 | A0 | input | Multiplexed analog input channel 0, with an analog input range of 0 V to VCC; for source impedance above 1 kΩ, the asynchronous start should be used to lengthen sampling time. |
| 7 | A1 | input | Multiplexed analog input channel 1, with an analog input range of 0 V to VCC; for source impedance above 1 kΩ, the asynchronous start should be used to lengthen sampling time. |
| 8 | A2 | input | Multiplexed analog input channel 2, with an analog input range of 0 V to VCC; for source impedance above 1 kΩ, the asynchronous start should be used to lengthen sampling time. |
| 9 | A3 | input | Multiplexed analog input channel 3, with an analog input range of 0 V to VCC; for source impedance above 1 kΩ, the asynchronous start should be used to lengthen sampling time. |
| 10 | CSTART | input | Sampling/conversion start control in which a high-to-low transition starts sampling, a low-to-high transition starts conversion, and the low duration sets the sampling time; tie to VCC if not used. |
| 11 | GND | power_in | Ground return for internal circuitry; all voltage measurements are referenced to GND. |
| 12 | INV CLK | input | Inverted clock select, tied to GND when an inverted I/O CLK is used and to VCC when it is not inverted; it can also invoke a built-in test mode. |
| 13 | FS | input | DSP frame synchronization input that marks the start of a serial data frame; it must be tied to VCC when interfacing with a microprocessor. |
| 14 | REF- | input | Lower reference voltage, nominally ground, which together with REF+ sets the maximum input voltage range. |
| 15 | REF+ | input | Upper reference voltage, nominally VCC, which together with REF- sets the maximum input voltage range. |
| 16 | CS | input | Chip select in which a high-to-low transition resets the internal counters and enables DATA IN, DATA OUT and I/O CLK, and a low-to-high transition disables them within the specified setup time. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-16 |
| Category | Data Acquisition |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
TLV1544IDR - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOIC-16 (KiCad packages3D, STEP)
- 3D model files:
tlv1544idr-etched.step/tlv1544idr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tlv1544idr.step/tlv1544idr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (38 pp, sha256
6a6c65b5e7263803, retrieved 2026-10-12, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).