component

TLF1963TEATMA1

Public Made by Adom

by adom

Infineon Technologies Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, TO-252-4. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tlf1963teatma1factory-2.0.0extractor-text

Verified TLF1963TEATMA1

by Ray · last 5 Nov 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

5 Nov 2026RayPublished by the parts factory: tier mfr, 5 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: TLF1963TEATMA1 · TO-252-4 · 5 pins
  • ✓copper: 5 copper pads, none touching another net
  • ✓datasheet: all 5 pin names found in the 23-page datasheet
  • ✓distributor: lcsc C3745788, digikey TLF1963TEATMA1TR-ND, mouser 726-TLF1963TEATMA1
  • ✓family: TO-252-4
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-pvox1grb/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • ✓package_fit: height and body within the datasheet's package drawing (datasheet p.21)
  • ✓pads: 5 pins = 5 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 5 pins agree
  • ✓symbol_text: no pin names collide
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ tlf1963teatma1.kicad_sym✓ tlf1963teatma1.kicad_mod✓ tlf1963teatma1.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TLF1963TEATMA1

Infineon Technologies · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TO-252-4

TLF1963TEATMA1 from Infineon Technologies, in a TO-252-4. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN input Enable input: a low signal disables the IC and a high signal switches it on; connect to the input I if enable functionality is not required (thresholds 1.4 V typ. off-to-on, 1.3 V typ. on-to-off, up to 20 V).
2 I power_in Input voltage and IC supply (2.5 V to 20 V); a capacitor close to the IC pins is recommended to compensate line influences.
3 GND power_in Ground.
4 Q power_out Regulated output voltage, up to 1.5 A; connect a capacitor of at least 10 µF with ESR up to 3 Ω between Q and GND close to the IC terminals.
5 ADJ input Adjust input: connect an external voltage divider from Q to GND to set the output voltage; connecting Q directly to ADJ gives the reference VADJ = 1.21 V.

Key specifications

Parameter Value
Manufacturer Infineon Technologies
Package TO-252-4
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input, enable voltage VI, VEN -20 20 V 6
Adjust voltage VADJ -7 7 V 6
Output voltage VQ -20 20 V 6
Junction temperature Tj -40 150 °C 6
Storage temperature Tstg -50 150 °C 6
ESD resistivity HBM VESD,HBM -2 2 kV HBM 6
ESD resistivity CDM VESD,CDM -750 750 V CDM 6
Input voltage VI 2.5 20 V 7
Output capacitor requirement for stability CQ 10 µF worst case capacitance tolerance of 30% 7
Output capacitor ESR requirement for stability ESR(CQ) 3 Ω f = 10 kHz 7
Junction temperature (functional range) Tj -40 150 °C 7
Minimum input voltage VI,min 2.1 2.5 V IQ = 1.5 A 8
Adjustable pin voltage VADJ 1.192 1.21 1.228 V VI = 2.21 to 20 V; IQ = 1 mA; Tj = 25 °C 8
Adjustable pin voltage VADJ 1.174 1.21 1.246 V IQ = 1 mA to 1.5 A 8
Line regulation ∆VQ,line 1 3 mV VI = 2.21 to 20 V; IQ = 1 mA 8
Load regulation ∆VQ,load 2 8 mV IQ = 1 mA to 1.5 A; VI = 2.5 V; Tj = 25 °C 8
Load regulation ∆VQ,load 12 mV IQ = 1 mA to 1.5 A; VI = 2.5 V 8
Dropout voltage Vdr 0.01 0.03 V VI = VQ,nom; IQ = 1 mA; Tj = 25 °C 8
Dropout voltage Vdr 0.04 V VI = VQ,nom; IQ = 1 mA 8
Dropout voltage Vdr 0.03 0.05 V VI = VQ,nom; IQ = 100 mA; Tj = 25 °C 8
Dropout voltage Vdr 0.09 V VI = VQ,nom; IQ = 100 mA 8
Dropout voltage Vdr 0.13 0.25 V VI = VQ,nom; IQ = 500 mA; Tj = 25 °C 8
Dropout voltage Vdr 0.27 V VI = VQ,nom; IQ = 500 mA 8
Dropout voltage Vdr 0.34 0.45 V VI = VQ,nom; IQ = 1.5 A; Tj = 25 °C 8
Dropout voltage Vdr 0.55 V VI = VQ,nom; IQ = 1.5 A 8
GND pin current Iq 1 1.5 mA VI = VQ,nom + 1 V; IQ = 0 mA 8
GND pin current Iq 1.1 1.7 mA VI = VQ,nom + 1 V; IQ = 1 mA 8
GND pin current Iq 3.8 5 mA VI = VQ,nom + 1 V; IQ = 100 mA 9
GND pin current Iq 15 22 mA VI = VQ,nom + 1 V; IQ = 500 mA 9
GND pin current Iq 80 130 mA VI = VQ,nom + 1 V; IQ = 1.5 A 9
ADJ pin bias current IADJ 1 2 µA 9
Enable threshold off-to-on VEN,LH 1.4 2 V VQ = Off to On 9
Enable threshold on-to-off VEN,HL 0.8 1.3 V VQ = On to Off 9
EN pin current IEN 0 0.2 µA VEN = 0 V 9
EN pin current IEN 2.5 20 µA VEN ≤ 20 V 9
Quiescent current in shutdown Iq,off 0.01 1 µA VI = 6 V; VEN = 0 V; Tj ≤ 85 °C 9
Power supply ripple rejection PSRR 55 67 dB Tj = 25 °C; fr = 120 Hz; IQ = 0.75 A; VI - VQ = 1.5 V; Vr = 0.5 Vpp 9
Output current limitation IQ 1.6 A VI = VQ,nom + 1 V; ∆VQ = -0.1 V 9
Input reverse leakage current II,rev 2 mA VI = -20 V; VQ = 0 V 9
Reverse output current IQ,rev 300 600 µA Tj = 25 °C; VQ = 1.21 V; VI < 1.21 V 9
Reverse output current IQ,rev 1 mA VQ = 1.21 V; VI < 1.21 V 9
Junction to case thermal resistance RthJC 0.78 K/W measured to heat slug 7
Junction to ambient thermal resistance RthJA 24 K/W JEDEC JESD51-2,-5,-7; natural convection; FR4 2s2p board 7
Junction to ambient thermal resistance RthJA 95 K/W footprint only 7
Junction to ambient thermal resistance RthJA 50 K/W 300 mm2 heatsink area 7
Junction to ambient thermal resistance RthJA 38 K/W 600 mm2 heatsink area 7

CAD (KiCad official)

  • Symbol: TLF1963TEATMA1
  • Footprint: Package_TO_SOT_SMD:TO-252-4
  • 3D model: TO-252-4 (KiCad packages3D, STEP)
  • 3D model files: tlf1963teatma1-etched.step / tlf1963teatma1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlf1963teatma1.step / tlf1963teatma1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Infineon Technologies datasheet (23 pp, sha256 0ad14e3127efb1e0, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF