component
TLE4251G
Public Made by Adomby adom
Infineon Technologies Linear Voltage Regulators (LDO), TO-263-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 15d ago |
| viewers | 15d ago |
| package.json | 15d ago |
| page.json | 15d ago |
| README.md | 15d ago |
| tle4251g-etched.glb | 15d ago |
| tle4251g-etched.step | 15d ago |
| tle4251g-hero.glb | 15d ago |
| tle4251g-hero.overlay.json | 15d ago |
| tle4251g.glb | 15d ago |
| tle4251g.kicad_mod | 15d ago |
| tle4251g.kicad_sym | 15d ago |
| tle4251g.lbr | 15d ago |
| tle4251g.step | 15d ago |
TLE4251G
Infineon Technologies · Linear Voltage Regulators (LDO) · TO-263-5
TLE4251G from Infineon Technologies, in a TO-263-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | I | power_in | Input voltage; operating range is 4 V to 40 V (must exceed VADJ + VDR), absolute maximum -42 V to 45 V. |
| 2 | EN | input | Enable, high-active input; ON above 2 V, OFF below 0.5 V, operating range 0 V to 40 V. |
| 3 | GND | power_in | Ground. |
| 4 | ADJ | input | Adjust input; connect directly to the reference or via a voltage divider to the reference (for reference-proportional output voltages, VQ<Vref), operating range 2.5 V to 40 V. |
| 5 | Q | power_out | Output voltage; must be blocked by a capacitor CQ ≥ 22 μF with ESR ≤ 3 Ω to GND, capable of 400 mA minimum output current. |
| 6 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Infineon Technologies |
| Package | TO-263-5 |
| Category | Power Management ICs |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Output voltage tracking accuracy | ΔVQ | -10 | 10 | mV | VI < 13.5 V; -40 °C < Tj < 125 °C; 1 mA < IQ < 300 mA | 6 | |
| Output voltage tracking accuracy | ΔVQ | -25 | 25 | mV | 6 V < VI < 28 V; 1 mA < IQ < 300 mA | 6 | |
| Drop voltage | Vdr | 280 | 520 | mV | IQ = 300 mA; VADJ > 4 V; Enable ON | 6 | |
| Output current | IQ | 400 | 450 | 800 | mA | Tj ≤ 125 °C | 6 |
| Output capacitor | CQ | 22 | μF | ESR ≤ 3 Ω at 10 kHz | 6 | ||
| Current consumption | Iq | 10 | 20 | mA | IQ = 300 mA | 6 | |
| Current consumption | Iq | 230 | 300 | μA | IQ < 1 mA; Tj < 85 °C; VEN in ON state | 6 | |
| Quiescent current (stand-by) | Iq | 0 | 2 | μA | VEN = 0 V; Tj < 85 °C | 6 | |
| Load regulation | ΔVQ | -35 | 5 | 35 | mV | 5 mA < IQ < 300 mA; VI = 6 V; VADJ = 5 V | 6 |
| Line regulation | ΔVQ | -25 | 10 | 25 | mV | 12 V < VI < 32 V; IQ = 5 mA | 6 |
| Power Supply Ripple Rejection | PSRR | 60 | dB | fr = 100 Hz; Vr = 0.5 Vpp; VADJ = 5 V; CQ = 22 μF Tantalum | 6 | ||
| Input biasing current | IADJ | 0.1 | 0.5 | μA | VADJ = 5 V | 6 | |
| Enable on voltage range | VEN ON | 2 | V | VQ ON | 7 | ||
| Enable off voltage range | VEN OFF | 0.5 | V | VQ ≤ 0.1 V | 7 | ||
| Enable input current | IEN | 5 | 40 | 70 | μA | VEN = 5 V | 7 |
| Input voltage | VI | -42 | 45 | V | -40 °C < Tj < 150 °C | 4 | |
| Output voltage | VQ | -2 | 45 | V | -40 °C < Tj < 150 °C | 4 | |
| Adjust voltage | VADJ | -42 | 45 | V | -40 °C < Tj < 150 °C | 4 | |
| Enable voltage | VEN | -42 | 45 | V | -40 °C < Tj < 150 °C | 4 | |
| Junction temperature | Tj | -40 | 150 | °C | 4 | ||
| Storage temperature | Tstg | -50 | 150 | °C | 4 | ||
| Thermal resistance junction case | Rthjc | 3 | K/W | TLE 4251 G | 4 | ||
| Thermal resistance junction ambient | Rthja | 52 | K/W | TLE 4251 G; worst case, zero airflow; PCB 80 × 80 × 1.5 mm3, heat sink area 300 mm2 | 4 | ||
| Input voltage | VI | 4 | 40 | V | VI > VADJ + VDR | 5 | |
| Adjust input voltage | VADJ | 2.5 | 40 | V | 5 | ||
| Adjust input voltage | VADJ | 0 | 2.5 | V | VQ ≤ VADJ + ΔVQ | 5 | |
| Enable input voltage | VEN | 0 | 40 | V | 5 | ||
| Junction temperature | Tj | -40 | 150 | °C | 5 |
CAD (KiCad official)
- Symbol:
TLE4251G - Footprint:
Package_TO_SOT_SMD:TO-263-5_TabPin6 - 3D model: TO-263-5 (KiCad packages3D, STEP)
- 3D model files:
tle4251g-etched.step/tle4251g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tle4251g.step/tle4251g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Infineon Technologies datasheet (13 pp, sha256
65914e9af5fa2bed, retrieved 2026-10-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).