Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TLE2144IN

Texas Instruments · Operational Amplifier · PDIP-14

TLE2144IN from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OUT output Output of amplifier 1, which swings between VCC− + 0.1 V and VCC+ − 1 V under light current loading.
2 1IN− input Inverting input of amplifier 1; inputs can operate between VCC− − 0.3 V and VCC+ − 1.8 V without phase reversal.
3 1IN+ input Non-inverting input of amplifier 1; inputs can operate between VCC− − 0.3 V and VCC+ − 1.8 V without phase reversal.
4 VCC+ power_in Positive supply voltage; the device operates from 4 V to 44 V single or split supply.
5 2IN+ input Non-inverting input of amplifier 2; inputs can operate between VCC− − 0.3 V and VCC+ − 1.8 V without phase reversal.
6 2IN− input Inverting input of amplifier 2; inputs can operate between VCC− − 0.3 V and VCC+ − 1.8 V without phase reversal.
7 2OUT output Output of amplifier 2, which swings between VCC− + 0.1 V and VCC+ − 1 V under light current loading.
8 3OUT output Output of amplifier 3, which swings between VCC− + 0.1 V and VCC+ − 1 V under light current loading.
9 3IN− input Inverting input of amplifier 3; inputs can operate between VCC− − 0.3 V and VCC+ − 1.8 V without phase reversal.
10 3IN+ input Non-inverting input of amplifier 3; inputs can operate between VCC− − 0.3 V and VCC+ − 1.8 V without phase reversal.
11 VCC− power_in Negative supply voltage (connected to ground in single-supply operation); the device operates from 4 V to 44 V single or split supply.
12 4IN+ input Non-inverting input of amplifier 4; inputs can operate between VCC− − 0.3 V and VCC+ − 1.8 V without phase reversal.
13 4IN− input Inverting input of amplifier 4; inputs can operate between VCC− − 0.3 V and VCC+ − 1.8 V without phase reversal.
14 4OUT output Output of amplifier 4, which swings between VCC− + 0.1 V and VCC+ − 1 V under light current loading.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-14
Category Operational Amplifier/Comparator
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input offset voltage (25 C) VIO 0.5 3.8 mV 26
Input offset voltage (full range) VIO 4.8 mV Full range 26
Input offset current (25 C) IIO 8 100 nA VIC = 0, VO = 0, RS = 50 Ω 26
Input offset current (full range) IIO 200 nA Full range; VIC = 0, VO = 0, RS = 50 Ω 26
Input bias current (25 C) IIB -0.8 -2 μA 26
Input bias current (full range) IIB -2.2 μA Full range 26
High-level output voltage (25 C) VOH 3.9 4.1 V IOH = −150 μA 26
High-level output voltage (full range) VOH 3.8 V IOH = −150 μA, Full range 26
High-level output voltage (25 C) VOH 3.8 4 V IOH = −1.5 mA 26
High-level output voltage (full range) VOH 3.7 V IOH = −1.5 mA, Full range 26
High-level output voltage (25 C) VOH 3.4 3.7 V IOH = −15 mA 26
Low-level output voltage (25 C) VOL 75 125 mV IOL = 150 μA 26
Low-level output voltage (25 C) VOL 150 225 mV IOL = 1.5 mA 26
Low-level output voltage (25 C) VOL 1.2 1.6 V IOL = 15 mA 26
Large-signal differential voltage amplification (25 C) AVD 50 95 V/mV VIC = ±2.5 V, RL = 2 kΩ 26
Large-signal differential voltage amplification (full range) AVD 10 V/mV VIC = ±2.5 V, RL = 2 kΩ, VO = 1 V to −1.5 V, Full range 26
Common-mode rejection ratio (25 C) CMRR 85 118 dB VIC = VICRmin, RS = 50 Ω 26
Common-mode rejection ratio (full range) CMRR 80 dB VIC = VICRmin, RS = 50 Ω, Full range 26
Supply-voltage rejection ratio (25 C) kSVR 90 106 dB VCC± = ±2.5 V to ±15 V 26
Supply-voltage rejection ratio (full range) kSVR 85 dB VCC± = ±2.5 V to ±15 V, RS = 50 Ω, Full range 26
Supply current (25 C) ICC 13.2 17.6 mA VO = 2.5 V, No load 26
Supply current (full range) ICC 18.4 mA VO = 2.5 V, VIC = 2.5 V, No load, Full range 26
Input offset voltage (25 C) VIO 0.6 2.4 mV 28
Input offset voltage (full range) VIO 3.2 mV Full range 28
Input offset current (25 C) IIO 7 100 nA VIC = 0, VO = 0, RS = 50 Ω 28
Input offset current (full range) IIO 200 nA Full range; VIC = 0, VO = 0, RS = 50 Ω 28
Input bias current (25 C) IIB -0.7 -1.5 μA 28
Input bias current (full range) IIB -1.7 μA Full range 28
Maximum positive peak output voltage (25 C) VOM+ 13.8 14.1 V IO = −150 μA 28
Maximum positive peak output voltage (25 C) VOM+ 13.7 14 V IO = −1.5 mA 28
Maximum positive peak output voltage (25 C) VOM+ 13.1 13.7 V IO = −15 mA 28
Maximum negative peak output voltage (25 C) VOM− -14.7 -14.9 V IO = 150 μA 28
Maximum negative peak output voltage (25 C) VOM− -14.5 -14.8 V IO = 1.5 mA 28
Maximum negative peak output voltage (25 C) VOM− -13.4 -13.8 V IO = 15 mA 28
Large-signal differential voltage amplification (25 C) AVD 100 170 V/mV VO = ±10 V, RL = 2 kΩ 28
Large-signal differential voltage amplification (full range) AVD 40 V/mV VO = ±10 V, RL = 2 kΩ, Full range 28
Common-mode rejection ratio (25 C) CMRR 85 108 dB VIC = VICRmin, RS = 50 Ω 28
Common-mode rejection ratio (full range) CMRR 80 dB VIC = VICRmin, RS = 50 Ω, Full range 28
Supply-voltage rejection ratio (25 C) kSVR 90 106 dB VCC± = ±2.5 V to ±15 V 28
Supply-voltage rejection ratio (full range) kSVR 85 dB VCC± = ±2.5 V to ±15 V, RS = 50 Ω, Full range 28
Short-circuit output current IOS -25 -50 mA VO = 0, VID = 1 V 28
Short-circuit output current IOS 20 31 mA VO = 0, VID = −1 V 28
Supply current (25 C) ICC 13.8 18 mA VO = 0, No load 28
Supply current (full range) ICC 18.8 mA VO = 0, No load, Full range 28
Positive slew rate SR+ 27 45 V/μs AVD = −1, RL = 2 kΩ 29
Negative slew rate SR− 27 42 V/μs AVD = 1, CL = 500 pF, RL = 2 kΩ 29
Supply voltage VCC 2 22 V VCC± (I suffix) 5
Common-mode input voltage (VCC = 5 V) VIC 0 2.7 V VCC = 5 V, I suffix 5
Common-mode input voltage (VCC± = ±15 V) VIC -15 12.7 V VCC± = ±15 V, I suffix 5
Operating free-air temperature TA -40 105 °C I suffix 5
Supply voltage VCC+ VCC+ 22 V See Note 1 5
Supply voltage VCC− VCC− -22 V 5
Differential input voltage VID -44 44 V See Note 2 5
Input current (each input) II -1 1 mA Each input 5
Output current IO -80 80 mA 5
Total current into VCC+ ICC+ 80 mA 5
Total current out of VCC− ICC− 80 mA 5
Storage temperature range Tstg -65 150 °C 5
Lead temperature (N package) TL 260 °C 1.6 mm from case, 10 s, N package 5
Package thermal impedance θJA (N package) θJA 79.7 °C/W N package, JESD 51-7 5

CAD (KiCad official)

  • Symbol: TLE2144IN
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: PDIP-14 (KiCad packages3D, STEP)
  • 3D model files: tle2144in-etched.step / tle2144in-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tle2144in.step / tle2144in.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (84 pp, sha256 4993c88719fcb987, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF