component
TLE2022IP
Public Made by Adomby adom
Texas Instruments Operational Amplifier, PDIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTLE2022IP
Texas Instruments · Operational Amplifier · PDIP-8
TLE2022IP from Texas Instruments, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT A | output | Output of amplifier channel A, rated for an output current of ±30 mA per the TLE2022 absolute maximum ratings and not to be shorted to VCC. |
| 2 | -IN A | input | Inverting input of amplifier channel A, which must stay within the common-mode input voltage range (for the I suffix at ±15 V, −15 V to 13.2 V). |
| 3 | +IN A | input | Non-inverting input of amplifier channel A, which must stay within the common-mode input voltage range (for the I suffix at ±15 V, −15 V to 13.2 V). |
| 4 | VCC- | power_in | Negative power supply; the supply voltage VCC = (VCC+) − (VCC−) is specified as ±2 V to ±20 V for dual supply or 4 V to 40 V for single supply. |
| 5 | +IN B | input | Non-inverting input of amplifier channel B, which must stay within the common-mode input voltage range (for the I suffix at ±15 V, −15 V to 13.2 V). |
| 6 | -IN B | input | Inverting input of amplifier channel B, which must stay within the common-mode input voltage range (for the I suffix at ±15 V, −15 V to 13.2 V). |
| 7 | OUT B | output | Output of amplifier channel B, rated for an output current of ±30 mA per the TLE2022 absolute maximum ratings and not to be shorted to VCC. |
| 8 | VCC+ | power_in | Positive power supply; the supply voltage VCC = (VCC+) − (VCC−) is specified as ±2 V to ±20 V for dual supply or 4 V to 40 V for single supply. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | PDIP-8 |
| Category | Amplifiers/Comparators |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| 输入偏移电压 (VIO) | VIO | -500 | 150 | 500 | µV | RS = 50Ω | 14 |
| 输入偏移电压 (VIO) | VIO | -700 | 700 | µV | TA = -40°C 至 +85°C | 14 | |
| 输入失调电压漂移 (dVIO/dT) | dVIO/dT | -2 | 2 | µV/°C | RS = 50Ω、TA = -40°C 至 +85°C | 14 | |
| 输入偏置电流 (IIB) | IIB | 35 | 70 | nA | RS = 50Ω | 14 | |
| 输入偏置电流 (IIB) | IIB | 90 | nA | TA = –40°C 至 +85°C | 14 | ||
| 输入失调电流 (IIO) | IIO | 0.5 | 6 | nA | RS = 50Ω | 14 | |
| 输入失调电流 (IIO) | IIO | 10 | nA | TA = -40°C 至 +85°C | 14 | ||
| 电源抑制比 (PSRR) | PSRR | 100 | 115 | dB | VCC± = ±2.5V 至 ±15V | 15 | |
| 电源抑制比 (PSRR) | PSRR | 95 | dB | TA = -40°C 至 +85°C | 15 | ||
| 大信号电压增益 (AV) | AV | 0.8 | 4 | V/µV | RL = 10kΩ、VO = ±10V | 15 | |
| 大信号电压增益 (AV) | AV | 0.8 | V/µV | TA = -40°C 至 +85°C | 15 | ||
| 共模输入电压范围 (VICR) 正轨 | VICR | 13.5 | 14 | V | 至正电源轨，RS = 50Ω | 15 | |
| 共模输入电压范围 (VICR) 正轨 | VICR | 13.2 | V | 至正电源轨，RS = 50Ω，TA = -40°C 至 +85°C | 15 | ||
| 共模输入电压范围 (VICR) 负轨 | VICR | -15 | -15.3 | V | 至负电源轨，RS = 50Ω | 15 | |
| 共模输入电压范围 (VICR) 负轨 | VICR | -15 | V | 至负电源轨，RS = 50Ω，TA = -40°C 至 +85°C | 15 | ||
| 共模抑制比 (CMRR) | CMRR | 95 | 106 | dB | VIC = VICR 最小值、RS = 50Ω | 16 | |
| 共模抑制比 (CMRR) | CMRR | 91 | dB | TA = -40°C 至 +85°C | 16 | ||
| 电源轨电压输出摆幅 (VO) 正 | VO | 14 | 14.3 | V | RL = 10kΩ，正 | 16 | |
| 电源轨电压输出摆幅 (VO) 正 | VO | 13.9 | V | RL = 10kΩ，正极，TA = -40°C 至 +85°C | 16 | ||
| 电源轨电压输出摆幅 (VO) 负 | VO | -14.1 | -13.7 | V | RL = 10kΩ，负 | 16 | |
| 电源轨电压输出摆幅 (VO) 负 | VO | -13.7 | V | RL = 10kΩ，负极，TA = -40°C 至 +85°C | 16 | ||
| 电源电流 (ICC) | ICC | 550 | 700 | µA | 无负载 | 16 | |
| 电源电流 (ICC) | ICC | 700 | µA | 无负载，TA = -40°C 至 +85°C | 16 | ||
| 输入偏移电压 (VIO), VCC=5V | VIO | -600 | 600 | µV | RS = 50Ω | 18 | |
| 输入偏移电压 (VIO), VCC=5V | VIO | -800 | 800 | µV | TA = -40°C 至 +85°C | 18 | |
| 输入失调电压漂移 (dVIO/dT), VCC=5V | dVIO/dT | -2 | 2 | µV/°C | TA = -40°C 至 +85°C | 18 | |
| 输入偏置电流 (IIB), VCC=5V | IIB | 35 | 70 | nA | RS = 50Ω | 18 | |
| 输入偏置电流 (IIB), VCC=5V | IIB | 90 | nA | TA = –40°C 至 +85°C | 18 | ||
| 输入失调电流 (IIO), VCC=5V | IIO | 0.5 | 6 | nA | RS = 50Ω | 18 | |
| 输入失调电流 (IIO), VCC=5V | IIO | 10 | nA | TA = -40°C 至 +85°C | 18 | ||
| 电源抑制比 (PSRR), VCC=5V | PSRR | 100 | 115 | dB | VCC = 5V 至 30V | 19 | |
| 电源抑制比 (PSRR), VCC=5V | PSRR | 95 | dB | TA = -40°C 至 +85°C | 19 | ||
| 大信号电压增益 (AV), VCC=5V | AV | 0.3 | 1.5 | V/µV | RL = 10kΩ、1.4V ≤ VO ≤ 4V | 19 | |
| 大信号电压增益 (AV), VCC=5V | AV | 0.2 | V/µV | TA = -40°C 至 +85°C | 19 | ||
| 共模输入电压范围 (VICR) 正轨, VCC=5V | VICR | 3.5 | 4 | V | 至正电源轨、RS = 50Ω | 19 | |
| 共模输入电压范围 (VICR) 正轨, VCC=5V | VICR | 3.2 | V | 至正电源轨、RS = 50Ω，TA = -40°C 至 +85°C | 19 | ||
| 共模输入电压范围 (VICR) 负轨, VCC=5V | VICR | 0 | -0.3 | V | 至负电源轨、RS = 50Ω | 19 | |
| 共模输入电压范围 (VICR) 负轨, VCC=5V | VICR | 0 | V | 至负电源轨、RS = 50Ω，TA = -40°C 至 +85°C | 19 | ||
| 共模抑制比 (CMRR), VCC=5V | CMRR | 85 | 100 | dB | VIC = VICR 最小值、RS = 50Ω | 20 | |
| 共模抑制比 (CMRR), VCC=5V | CMRR | 80 | dB | TA = -40°C 至 +85°C | 20 | ||
| 电源轨电压输出摆幅 (VO) 正, VCC=5V | VO | 4 | 4.3 | V | RL = 10kΩ，正 | 20 | |
| 电源轨电压输出摆幅 (VO) 正, VCC=5V | VO | 3.9 | V | RL = 10kΩ，正极，TA = -40°C 至 +85°C | 20 | ||
| 电源轨电压输出摆幅 (VO) 负, VCC=5V | VO | 0.7 | 0.8 | V | RL = 10kΩ，负 | 20 | |
| 电源轨电压输出摆幅 (VO) 负, VCC=5V | VO | 0.9 | V | RL = 10kΩ，负极，TA = -40°C 至 +85°C | 20 | ||
| 电源电流 (ICC), VCC=5V | ICC | 450 | 600 | µA | 20 | ||
| 电源电流 (ICC), VCC=5V | ICC | 600 | µA | TA = -40°C 至 +85°C | 20 | ||
| 热阻 结至环境 (RθJA), PDIP-8 | RθJA | 76.2 | ℃/W | P (PDIP) 8 引脚 | 7 | ||
| 热阻 结至外壳顶部 (RθJC(top)), PDIP-8 | RθJC(top) | 55.5 | ℃/W | P (PDIP) 8 引脚 | 7 | ||
| 热阻 结至电路板 (RθJB), PDIP-8 | RθJB | 39.7 | ℃/W | P (PDIP) 8 引脚 | 7 | ||
| 结至顶部特征参数 (ψJT), PDIP-8 | ψJT | 21.7 | ℃/W | P (PDIP) 8 引脚 | 7 | ||
| 结至电路板特征参数 (ψJB), PDIP-8 | ψJB | 38.9 | ℃/W | P (PDIP) 8 引脚 | 7 |
CAD (KiCad official)
- Symbol:
TLE2022IP - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: PDIP-8 (KiCad packages3D, STEP)
- 3D model files:
tle2022ip-etched.step/tle2022ip-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tle2022ip.step/tle2022ip.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (57 pp, sha256
4f1a7bcd56b311a9, retrieved 2026-10-09, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).