component
TLC7725IDR
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTLC7725IDR
Texas Instruments · Supervisor And Reset ICs · SOIC-8
TLC7725IDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CONTROL | input | Control input for static-RAM power-down support, driven by the microprocessor memory bank select signal; VIH 0.7×VDD min, VIL 0.2×VDD max, and when tied to GND RESET acts as active high. |
| 2 | RESIN | input | Active-low reset input (RESIN); VIH 0.7×VDD min, VIL 0.2×VDD max, input current 2 µA max for VI = 0 V to VDD. |
| 3 | CT | passive | Connection for the external delay capacitor that sets the reset delay time td = 2.1 × 10^4 × CT (CT in farads, td in seconds). |
| 4 | GND | power_in | Ground reference for all voltages. |
| 5 | RESET | output | Active-low totem-pole reset output (overlined RESET), asserted when SENSE is below the threshold and held for delay time td after SENSE recovers. |
| 6 | RESET | output | Active-high totem-pole reset output (RESET), defined from VDD ≥ 1 V, with a 2 mA maximum recommended output current. |
| 7 | SENSE | input | Voltage-monitor input compared against the internal threshold; negative-going threshold for TLC7725 is 2.25 V typ (2.18 V to 2.32 V), hysteresis 70 mV, input range 0 to VDD. |
| 8 | VDD | power_in | Supply voltage input, recommended 2 V to 6 V (7 V absolute maximum), with a 0.1 µF ceramic bypass capacitor recommended near the supply terminal. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TLC7725IDR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tlc7725idr-etched.step/tlc7725idr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tlc7725idr.step/tlc7725idr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (38 pp, sha256
3147b2830d2531af, retrieved 2026-10-08, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).