main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 15d ago
viewers tlc7701ipwr: viewers · Ray 15d ago
package.json Publish 0.1.0 · Ray 15d ago
page.json Set visibility: public · Ray 15d ago
README.md Publish 0.1.0 · Ray 15d ago
tlc7701ipwr-etched.glb tlc7701ipwr: factory component page (tier=lcsc) · Ray 15d ago
tlc7701ipwr-etched.step tlc7701ipwr: factory component page (tier=lcsc) · Ray 15d ago
tlc7701ipwr-hero.glb tlc7701ipwr: hero GLB from the etched model (keeps the MPN mark) · Ray 15d ago
tlc7701ipwr-hero.overlay.json Publish 0.1.0 · Ray 15d ago
tlc7701ipwr.glb Publish 0.1.0 · Ray 15d ago
tlc7701ipwr.kicad_mod Publish 0.1.0 · Ray 15d ago
tlc7701ipwr.kicad_sym Publish 0.1.0 · Ray 15d ago
tlc7701ipwr.lbr Publish 0.1.0 · Ray 15d ago
tlc7701ipwr.step Publish 0.1.0 · Ray 15d ago

TLC7701IPWR

Texas Instruments · Monitors & Reset Circuits · TSSOP-8

TLC7701IPWR from Texas Instruments, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CONTROL input Control input for static-RAM power-down support; when tied to GND, RESET acts as active high, with VIH of 0.7×VDD and VIL of 0.2×VDD.
2 RESIN input Active-low reset input (overline RESIN) that forces the outputs into reset, with VIH of 0.7×VDD and VIL of 0.2×VDD.
3 CT passive Delay-timing capacitor connection where td = 2.1 × 10^4 × CT (CT in farads, td in seconds).
4 GND power_in Ground reference for the device; all voltage values are with respect to GND.
5 RESET output Active-low totem-pole reset output (overline RESET, shown on the package drawing), driven low while SENSE is below threshold and until the delay td expires.
6 RESET output Active-high totem-pole reset output, driven high while SENSE is below threshold and until the delay td expires, with IOH of -2 mA and IOL of 2 mA recommended.
7 SENSE input Voltage-sense input compared against the internal threshold (1.1 V typical for the TLC7701, which can be customized with two external resistors); input range is 0 to 7 V absolute max.
8 VDD power_in Supply voltage input, 2 V to 6 V recommended (7 V absolute maximum); RESET is defined from VDD ≥ 1 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-8
Category Power Supply Chip
Pins 8

CAD (KiCad official)

  • Symbol: TLC7701IPWR
  • Footprint: Package_SO:TSSOP-8_3x3mm_P0.65mm
  • 3D model: TSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: tlc7701ipwr-etched.step / tlc7701ipwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlc7701ipwr.step / tlc7701ipwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (38 pp, sha256 3147b2830d2531af, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF