Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TLC7524ID

Texas Instruments · Digital To Analog Converters (DAC) · SOIC-16

TLC7524ID from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT1 output Current output 1 of the DAC; the datasheet places the fixed input voltage here in voltage-mode operation and gives 120 pF maximum on-state switch capacitance at this pin when all digital inputs are high.
2 OUT2 output Current output 2 of the DAC that receives the full reference current when all digital inputs are low, with 30 pF maximum off-state switch capacitance when all inputs are high.
3 GND power_in Ground reference for the device; the electrical characteristics are specified with OUT1 and OUT2 at GND.
4 DB7 input Data bus bit 7, the MSB of the 8-bit input word, with VIH min 2.4 V and VIL max 0.8 V at VDD = 5 V.
5 DB6 input Data bus bit 6 of the 8-bit input word, with VIH min 2.4 V and VIL max 0.8 V at VDD = 5 V.
6 DB5 input Data bus bit 5 of the 8-bit input word, with VIH min 2.4 V and VIL max 0.8 V at VDD = 5 V.
7 DB4 input Data bus bit 4 of the 8-bit input word, with VIH min 2.4 V and VIL max 0.8 V at VDD = 5 V.
8 DB3 input Data bus bit 3 of the 8-bit input word, with VIH min 2.4 V and VIL max 0.8 V at VDD = 5 V.
9 DB2 input Data bus bit 2 of the 8-bit input word, with VIH min 2.4 V and VIL max 0.8 V at VDD = 5 V.
10 DB1 input Data bus bit 1 of the 8-bit input word, with VIH min 2.4 V and VIL max 0.8 V at VDD = 5 V.
11 DB0 input Data bus bit 0, the LSB of the 8-bit input word, with VIH min 2.4 V and VIL max 0.8 V at VDD = 5 V.
12 CS input Active-low chip select; when CS is high the data inputs are disabled regardless of WR, and the CS setup time is 40 ns minimum with a 0 ns hold time.
13 WR input Active-low write strobe; with CS and WR both low the input latches are transparent, and WR must be low for at least 40 ns.
14 VDD power_in Positive supply, 4.75 V to 5.25 V for 5 V operation or 14.5 V to 15.5 V for 15 V operation, with an absolute maximum of 16.5 V.
15 REF input Reference voltage input rated ±10 V under recommended operating conditions (±25 V absolute maximum), with a 5 kΩ to 20 kΩ input impedance to GND.
16 RFB passive Terminal of the internal feedback resistor, which is used for the gain error measurement and is connected to the external amplifier output in the application circuits.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Data Acquisition
Pins 16

CAD (KiCad official)

  • Symbol: TLC7524ID
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: tlc7524id-etched.step / tlc7524id-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlc7524id.step / tlc7524id.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (28 pp, sha256 ce7ba0309086b44c, retrieved 2026-10-12, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF