Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TLC7225CDWR

Texas Instruments · Digital To Analog Converters (DAC) · SOIC-24-300mil

TLC7225CDWR from Texas Instruments, in a SOIC-24-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTB output Analog voltage output of DAC B.
2 OUTA output Analog voltage output of DAC A.
3 VSS power_in Negative supply voltage.
4 REFB input Voltage reference input to DAC B.
5 REFA input Voltage reference input to DAC A.
6 AGND power_in Analog ground, common to all four DACs.
7 DGND power_in Digital ground.
8 LDAC input Load DAC; a high level simultaneously loads all four DAC registers, and the DAC registers are transparent when LDAC is low.
9 DB7 input Digital DAC data input, most significant bit (MSB) of the 8-bit TTL/CMOS-compatible data bus.
10 DB6 input Digital DAC data input bit 6 of the 8-bit TTL/CMOS-compatible data bus.
11 DB5 input Digital DAC data input bit 5 of the 8-bit TTL/CMOS-compatible data bus.
12 DB4 input Digital DAC data input bit 4 of the 8-bit TTL/CMOS-compatible data bus.
13 DB3 input Digital DAC data input bit 3 of the 8-bit TTL/CMOS-compatible data bus.
14 DB2 input Digital DAC data input bit 2 of the 8-bit TTL/CMOS-compatible data bus.
15 DB1 input Digital DAC data input bit 1 of the 8-bit TTL/CMOS-compatible data bus.
16 DB0 input Digital DAC data input, least significant bit (LSB) of the 8-bit TTL/CMOS-compatible data bus.
17 WR input Write input; selects DAC transparency or latch mode.
18 A1 input DAC select input; together with A0 determines which DAC input register is loaded when WR goes low.
19 A0 input DAC select input; together with A1 determines which DAC input register is loaded when WR goes low.
20 REFD input Voltage reference input to DAC D.
21 REFC input Voltage reference input to DAC C.
22 VDD power_in Positive supply voltage.
23 OUTD output Analog voltage output of DAC D.
24 OUTC output Analog voltage output of DAC C.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-24-300mil
Category Data Acquisition
Pins 24

CAD (KiCad official)

  • Symbol: TLC7225CDWR
  • Footprint: Package_SO:SOIC-24W_7.5x15.4mm_P1.27mm
  • 3D model: SOIC-24-300mil (KiCad packages3D, STEP)
  • 3D model files: tlc7225cdwr-etched.step / tlc7225cdwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlc7225cdwr.step / tlc7225cdwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 45e9cb5413dab1ee, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF