component
TLC271ACDR
Public Made by Adomby adom
Texas Instruments Operational Amplifier, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTLC271ACDR
Texas Instruments · Operational Amplifier · SOIC-8
TLC271ACDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OFFSET N1 | passive | Offset null pin 1. Connects to an external trimming potentiometer (typically 10 kΩ, wiper to VDD) together with OFFSET N2 to null the input offset voltage. |
| 2 | IN- | input | Inverting op-amp input. High-impedance CMOS gate input (~10^12 Ω). Voltage range −0.3 V to VDD; input current limited to ±5 mA absolute maximum. |
| 3 | IN+ | input | Non-inverting op-amp input. High-impedance CMOS gate input (~10^12 Ω). Common-mode range extends below the negative rail (−0.2 V to VDD−1.5 V typical at VDD=5 V). |
| 4 | GND | power_in | Negative supply / ground reference. Tie to 0 V for single-supply operation or to V− for split-supply operation. All voltages are referenced to this pin. |
| 5 | OFFSET N2 | passive | Offset null pin 2. Paired with OFFSET N1 across an external trim potentiometer (wiper to VDD) to null the input offset voltage. |
| 6 | OUT | output | Op-amp output. Rail-to-negative-rail swing; can source/sink up to ±30 mA (absolute max) and withstands short-circuit to either supply indefinitely at ≤25 °C. |
| 7 | VDD | power_in | Positive supply voltage. 3 V to 16 V (C suffix), 18 V absolute maximum. Bypass locally with a 0.01 µF ceramic capacitor to GND. |
| 8 | BIAS SELECT | input | Programs the op-amp internal bias current. Tie to GND for HIGH-bias mode (max speed, PD≈3.4 mW, GBW≈1.7 MHz), to a voltage between 1 V and VDD−1 V for MEDIUM bias (PD≈0.5 mW, GBW≈0.5 MHz), or to VDD for LOW-bias mode (PD≈0.05 mW, GBW≈0.09 MHz). See Figure 1 for a single-supply resistor divider network. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Op-amp/Cmp |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
TLC271ACDRTLC271ACDRBCDTLC271ACDRBCDRTLC271ACDRAIDTLC271ACDRBIDTLC271ACDRIDTLC271ACDRMDTLC271ACDRACPTLC271ACDRBCPTLC271ACDRCPTLC271ACDRAIPTLC271ACDRBIPTLC271ACDRIPTLC271ACDRMPTLC271ACDRMJGTLC271ACDRMFK
CAD (KiCad official)
- Symbol:
TLC271ACDR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tlc271acdr-etched.step/tlc271acdr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tlc271acdr.step/tlc271acdr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (85 pp, sha256
37007090ec539bf8, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).