component

TLC2558IDW

Public Made by Adom

by adom

Texas Instruments Analog To Digital Converters (ADCs), SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentadc-dac-data conversiontlc2558idwfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 29d ago
viewers tlc2558idw: viewers · Ray 29d ago
package.json Publish 0.1.0 · Ray 29d ago
page.json Set visibility: public · Ray 29d ago
README.md Publish 0.1.0 · Ray 29d ago
tlc2558idw-etched.glb tlc2558idw: factory component page (tier=lcsc) · Ray 29d ago
tlc2558idw-etched.step tlc2558idw: factory component page (tier=lcsc) · Ray 29d ago
tlc2558idw-hero.glb tlc2558idw: hero GLB from the etched model (keeps the MPN mark) · Ray 29d ago
tlc2558idw-hero.overlay.json Publish 0.1.0 · Ray 29d ago
tlc2558idw.glb Publish 0.1.0 · Ray 29d ago
tlc2558idw.kicad_mod Publish 0.1.0 · Ray 29d ago
tlc2558idw.kicad_sym Publish 0.1.0 · Ray 29d ago
tlc2558idw.lbr Publish 0.1.0 · Ray 29d ago
tlc2558idw.step Publish 0.1.0 · Ray 29d ago

TLC2558IDW

Texas Instruments · Analog To Digital Converters (ADCs) · SOIC-20-300mil

TLC2558IDW from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SDO tri_state The 3-state serial output carries the A/D result MSB (D15) first and stays high-impedance while CS is high and until the MSB is presented.
2 SDI input Serial data input takes the MSB (D15) first, where the first four bits are decoded as one of 16 commands and configure writes require 12 additional data bits.
3 SCLK input Input serial clock from the host shifts SDI into the input register and is also the source of the conversion clock.
4 EOC/(INT) output Programmed as EOC, it goes low at the end of sampling and stays low until conversion data are ready; programmed as INT, its falling edge signals that data are ready for output.
5 VCC power_in Positive supply voltage; the device operates from a single 5-V supply.
6 A0 input Analog signal input, internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
7 A1 input Analog signal input, internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
8 A2 input Analog signal input, internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
9 A3 input Analog signal input, internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
10 A4 input Analog signal input, internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
11 A5 input Analog signal input, internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
12 A6 input Analog signal input, internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
13 A7 input Analog signal input, internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
14 CSTART input Starts sampling on a high-to-low transition and the conversion on a low-to-high transition, with a minimum low time of 800 ns; tie to VCC if not used.
15 GND power_in Ground return for the internal circuitry; all voltage measurements are referenced to GND.
16 PWDN input Analog and reference circuits are powered down when this pin is at logic zero, and the device restarts by active CS or CSTART after it returns to logic one.
17 FS input DSP frame sync input marks the start of a serial data frame; tie to VCC if not used.
18 REFM input External reference input or internal reference decoupling terminal.
19 REFP input External reference input or internal reference decoupling terminal; the maximum input range is set by REFP minus REFM, with 10 µF and 0.1 µF shunt capacitors between REFP and REFM.
20 CS input Chip select: a high-to-low transition resets the 4-bit counter, enables SDI and removes SDO from 3-state, and a low-to-high transition ends the frame.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category ADC/DAC/Data Conversion
Pins 20

CAD (KiCad official)

  • Symbol: TLC2558IDW
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: tlc2558idw-etched.step / tlc2558idw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlc2558idw.step / tlc2558idw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (52 pp, sha256 34feee210db60148, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF