component

TLC2274EPWRQ1

Public Made by Adom

by adom

Texas Instruments Operational Amplifier, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentamplifierstlc2274epwrq1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers tlc2274epwrq1: viewers · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Publish 0.1.0 · Ray 3d ago
tlc2274epwrq1-etched.glb Publish 0.1.0 · Ray 3d ago
tlc2274epwrq1-etched.step tlc2274epwrq1: factory component page (tier=mfr) · Ray 3d ago
tlc2274epwrq1-hero.glb tlc2274epwrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 3d ago
tlc2274epwrq1-hero.overlay.json Publish 0.1.0 · Ray 3d ago
tlc2274epwrq1.glb Publish 0.1.0 · Ray 3d ago
tlc2274epwrq1.kicad_mod Publish 0.1.0 · Ray 3d ago
tlc2274epwrq1.kicad_sym Publish 0.1.0 · Ray 3d ago
tlc2274epwrq1.lbr Publish 0.1.0 · Ray 3d ago
tlc2274epwrq1.step Publish 0.1.0 · Ray 3d ago

TLC2274EPWRQ1

Texas Instruments · Operational Amplifier · TSSOP-14

TLC2274EPWRQ1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OUT output Amplifier 1 output with rail-to-rail swing; maximum positive peak output is 4.93 V typical at IO = -200 µA with VDD = 5 V.
2 1IN− input Amplifier 1 inverting input; input voltage must stay within VDD- - 0.3 V to VDD+ absolute maximum.
3 1IN+ input Amplifier 1 non-inverting input; common-mode range is VDD- to VDD+ −1.5 V recommended.
4 VDD+ power_in Positive supply; recommended supply range is ±2.2 V to ±8 V with absolute maximum of 8 V.
5 2IN+ input Amplifier 2 non-inverting input; common-mode range is VDD- to VDD+ −1.5 V recommended.
6 2IN− input Amplifier 2 inverting input; input voltage must stay within VDD- - 0.3 V to VDD+ absolute maximum.
7 2OUT output Amplifier 2 output with rail-to-rail swing; output current is limited to ±50 mA absolute maximum.
8 3OUT output Amplifier 3 output with rail-to-rail swing; output current is limited to ±50 mA absolute maximum.
9 3IN− input Amplifier 3 inverting input; input voltage must stay within VDD- - 0.3 V to VDD+ absolute maximum.
10 3IN+ input Amplifier 3 non-inverting input; common-mode range is VDD- to VDD+ −1.5 V recommended.
11 VDD− power_in Negative supply or ground in single-supply operation; absolute maximum is -8 V.
12 4IN+ input Amplifier 4 non-inverting input; common-mode range is VDD- to VDD+ −1.5 V recommended.
13 4IN− input Amplifier 4 inverting input; input voltage must stay within VDD- - 0.3 V to VDD+ absolute maximum.
14 4OUT output Amplifier 4 output with rail-to-rail swing; output current is limited to ±50 mA absolute maximum.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Amplifiers
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input offset voltage (TA = 25°C) VIO 300 2500 μV TA = 25°C 5
Input offset voltage (full range) VIO 3000 μV TA = full range (−40°C to 150°C) 5
Input offset current (TA = 25°C) IIO 0.5 60 pA TA = 25°C 5
Input offset current (full range) IIO 7000 pA TA = full range (−40°C to 150°C) 5
Common-mode input voltage range (TA = 25°C) VICR -0.3 4.2 V RS = 50 Ω, /VIO/ ≤ 5 mV, TA = 25°C 5
Common-mode input voltage range (full range) VICR 0 3.5 V RS = 50 Ω, /VIO/ ≤ 5 mV, full range 5
High-level output voltage (TA = 25°C) VOH 4.85 4.93 V IOH = −200 μA, TA = 25°C 5
High-level output voltage (full range) VOH 4.84 V IOH = −200 μA, full range 5
High-level output voltage (TA = 25°C) VOH 4.25 4.65 V IOH = −1 mA, TA = 25°C 5
High-level output voltage (full range) VOH 4.2 V IOH = −1 mA, full range 5
Low-level output voltage (TA = 25°C) VOL 0.09 0.15 V VIC = 2.5 V, IOL = 500 μA, TA = 25°C 5
Low-level output voltage (full range) VOL 0.16 V VIC = 2.5 V, IOL = 500 μA, full range 5
Large-signal differential voltage amplification (TA = 25°C) AVD 10 35 V/mV RL = 10 kΩ, VIC = 2.5 V, VO = 1 V to 4 V, TA = 25°C 5
Large-signal differential voltage amplification (full range) AVD 8 V/mV RL = 10 kΩ, VIC = 2.5 V, VO = 1 V to 4 V, full range 5
Common-mode rejection ratio (TA = 25°C) CMRR 70 75 dB VIC = 0 V to 2.7 V, RS = 50 Ω, VO = 2.5 V, TA = 25°C 5
Common-mode rejection ratio (full range) CMRR 69 dB VIC = 0 V to 2.7 V, RS = 50 Ω, VO = 2.5 V, full range 5
Supply voltage rejection ratio (TA = 25°C) kSVR 80 95 dB VDD = 4.4 V to 16 V, VIC = VDD/2, No load, TA = 25°C 5
Supply voltage rejection ratio (full range) kSVR 80 dB VDD = 4.4 V to 16 V, VIC = VDD/2, No load, full range 5
Supply current (TA = 25°C) IDD 4.4 6 mA VO = 2.5 V, No load, TA = 25°C 5
Supply current (full range) IDD 6 mA VO = 2.5 V, No load, full range 5
Slew rate at unity gain (TA = 25°C) SR 2.3 3.6 V/μs VO = 0.5 V to 2.5 V, RL = 10 kΩ, CL = 100 pF, TA = 25°C 5
Slew rate at unity gain (full range) SR 1.2 V/μs VO = 0.5 V to 2.5 V, RL = 10 kΩ, CL = 100 pF, full range 5
Input offset voltage (TA = 25°C) VIO 300 2500 μV TA = 25°C 7
Input offset voltage (full range) VIO 3000 μV TA = full range (−40°C to 150°C) 7
Input offset current (TA = 25°C) IIO 0.5 60 pA TA = 25°C 7
Input offset current (full range) IIO 7000 pA TA = full range (−40°C to 150°C) 7
Input bias current (TA = 25°C) IIB 1 60 pA TA = 25°C 7
Input bias current (full range) IIB 7000 pA TA = full range (−40°C to 150°C) 7
Common-mode input voltage range (TA = 25°C) VICR -5.3 4.2 V RS = 50 Ω, /VIO/ ≤ 5 mV, TA = 25°C 7
Common-mode input voltage range (full range) VICR -5 3.5 V RS = 50 Ω, /VIO/ ≤ 5 mV, full range 7
Maximum positive peak output voltage (TA = 25°C) VOM+ 4.85 4.93 V IO = −200 μA, TA = 25°C 7
Maximum positive peak output voltage (full range) VOM+ 4.84 V IO = −200 μA, full range 7
Maximum positive peak output voltage (TA = 25°C) VOM+ 4.25 4.65 V IO = −1 mA, TA = 25°C 7
Maximum positive peak output voltage (full range) VOM+ 4.2 V IO = −1 mA, full range 7
Maximum negative peak output voltage (TA = 25°C) VOM- -4.91 -4.85 V VIC = 0 V, IO = 500 μA, TA = 25°C 7
Maximum negative peak output voltage (full range) VOM- -4.85 V VIC = 0 V, IO = 500 μA, full range 7
Large-signal differential voltage amplification (TA = 25°C) AVD 20 50 V/mV RL = 10 kΩ, VO = ±4 V, VIC = 2.5 V, TA = 25°C 7
Large-signal differential voltage amplification (full range) AVD 16 V/mV RL = 10 kΩ, VO = ±4 V, VIC = 2.5 V, full range 7
Common-mode rejection ratio (TA = 25°C) CMRR 75 80 dB VIC = −5 V to 2.7 V, RS = 50 Ω, VO = 0 V, TA = 25°C 7
Common-mode rejection ratio (full range) CMRR 73 dB VIC = −5 V to 2.7 V, RS = 50 Ω, VO = 0 V, full range 7
Supply voltage rejection ratio (TA = 25°C) kSVR 80 95 dB VDD = ±2.2 V to ±8 V, VIC = 0 V, No load, TA = 25°C 7
Supply voltage rejection ratio (full range) kSVR 80 dB VDD = ±2.2 V to ±8 V, VIC = 0 V, No load, full range 7
Supply current (TA = 25°C) IDD 4.4 6 mA VO = 0 V, No load, TA = 25°C 7
Supply current (full range) IDD 6 mA VO = 0 V, No load, full range 7
Slew rate at unity gain (TA = 25°C) SR 2.3 3.6 V/μs VO = ±2.3 V, CL = 100 pF, RL = 10 kΩ, TA = 25°C 8
Slew rate at unity gain (full range) SR 1.2 V/μs VO = ±2.3 V, CL = 100 pF, RL = 10 kΩ, full range 8
Supply voltage (positive) VDD+ 8 V 4
Supply voltage (negative) VDD− -8 V 4
Differential input voltage VID -16 16 V Differential voltage: IN+ with respect to IN− 4
Input current II -5 5 mA Any input 4
Output current IO -50 50 mA 4
Total current into VDD+ -50 50 mA 4
Total current out of VDD− -50 50 mA 4
Operating free-air temperature TA -40 150 °C 4
Storage temperature Tstg -65 150 °C 4
Supply voltage VDD± 2.2 8 V Split supply (±2.2 V to ±8 V, magnitude as printed) 4
Operating free-air temperature TA -40 150 °C 4
Junction-to-ambient thermal resistance RθJA 106 °C/W PW package, 14 pins 4
Junction-to-case (top) thermal resistance RθJC(top) 35.5 °C/W PW package, 14 pins 4
Junction-to-board thermal resistance RθJB 47.6 °C/W PW package, 14 pins 4

CAD (KiCad official)

  • Symbol: TLC2274EPWRQ1
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: tlc2274epwrq1-etched.step / tlc2274epwrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlc2274epwrq1.step / tlc2274epwrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 faf4f2988f13fe14, retrieved 2026-10-30, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF