Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TL7733BCDR

Texas Instruments · Supervisor And Reset ICs · SOIC-8

TL7733BCDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 REF output Reference voltage output. Provides a temperature-compensated 2.53 V (typ, 2.48-2.58 V) reference at Iref = -500 µA. Requires an external 0.1 µF decoupling capacitor to GND to reduce influence of fast supply transients.
2 RESIN input Active-low reset input. When RESIN is low (VIL <= 0.8 V), RESET output goes high and RESET goes low, forcing a reset regardless of SENSE. When RESIN is high (VIH >= 2 V), the RESET outputs are allowed to trigger based on the SENSE voltage. Input current -10 µA max.
3 CT passive Timing capacitor connection. External capacitor CT to GND sets the reset pulse duration after SENSE crosses the positive-going threshold: td ~= 2.6e4 x CT (seconds, with CT in farads). Charged by an internal current source; a series resistor RT is recommended when SENSE monitors VCC to prevent false triggering.
4 GND power_in Ground reference. All voltages are referenced to this pin.
5 RESET output Active-low reset output (open-collector). Sinks up to IOL = 16 mA at VOL <= 0.4 V. Asserts low during power-up (VCC >= ~1 V), when SENSE < VIT- (~3.08 V typ), or when RESIN is low. Requires an external pullup resistor (10 kOhm recommended).
6 RESET output Active-high reset output (open-emitter/collector totem). Sources up to IOH = -16 mA at VOH >= VCC - 1.5 V. Asserts high during undervoltage or when RESIN is low; complementary to the active-low RESET (pin 5). Requires an external pulldown resistor (10 kOhm recommended).
7 SENSE input Sense input. Voltage input to be supervised, typically tied to VCC or a divided supply rail. Negative-going threshold VIT- = 3.08 V (typ, 3.03-3.13 V at 25°C) with ~10 mV hysteresis. Input voltage range 0 to 18 V.
8 VCC power_in Supply voltage input. Recommended operating range 3.6 V to 18 V (absolute max 20 V). Supply current ICC = 1.8 mA typ, 3 mA max at VSENSE = 15 V. Decouple with 0.1 µF to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • TL7733BCDR
  • TL7733BCDRBID
  • TL7733BCDRBIDR
  • TL7733BCDRBCP
  • TL7733BCDRBCP.A

CAD (KiCad official)

  • Symbol: TL7733BCDR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tl7733bcdr-etched.step / tl7733bcdr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tl7733bcdr.step / tl7733bcdr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (None pp, sha256 08789e8628c5397c, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF