main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers tl7700cps: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/tl7700cps · Ray 2d ago
tl7700cps-etched.glb tl7700cps: factory component page (tier=lcsc) · Ray 2d ago
tl7700cps-etched.step tl7700cps: factory component page (tier=lcsc) · Ray 2d ago
tl7700cps-hero.glb tl7700cps: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
tl7700cps-hero.overlay.json Publish 0.1.0 · Ray 2d ago
tl7700cps.glb Publish 0.1.0 · Ray 2d ago
tl7700cps.kicad_mod Publish 0.1.0 · Ray 2d ago
tl7700cps.kicad_sym Publish 0.1.0 · Ray 2d ago
tl7700cps.lbr Publish 0.1.0 · Ray 2d ago
tl7700cps.step Publish 0.1.0 · Ray 2d ago

TL7700CPS

Texas Instruments · Monitors & Reset Circuits · SO-8-208mil

TL7700CPS from Texas Instruments, in a SO-8-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CT bidirectional Timing capacitor connection that sets the RESET output pulse duration (tpo = Ct × 10^5 s) through an internal 15-µA constant-current source, and no external voltage may be applied to it, so it must be driven only by an open-collector transistor, FET, or 3-state buffer.
2 SENSE input Voltage sense input with a 500 mV typical threshold (±1.0% at 25°C) that is set above 0.5 V with two external resistors, which also set the hysteresis, and it has a -0.3 V to 41 V input range.
3 NC unconnected No internal connection.
4 GND power_in Ground reference for the device, which should be kept as low impedance as possible to reduce circuit noise.
5 VCC power_in Power supply input for the 1.8 V to 40 V operating range, with a 41 V absolute maximum.
6 NC unconnected No internal connection.
7 NC unconnected No internal connection.
8 RESET output Active-low reset output implemented as an npn open-collector transistor that requires a pullup resistor, with a recommended low-level output current of 3 mA maximum (5 mA absolute maximum) and an off-state output voltage of 41 V maximum.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SO-8-208mil
Category Power Supply Chip
Pins 8

CAD (KiCad official)

  • Symbol: TL7700CPS
  • Footprint: Package_SO:SO-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8-208mil (KiCad packages3D, STEP)
  • 3D model files: tl7700cps-etched.step / tl7700cps-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tl7700cps.step / tl7700cps.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 1547d1ba57f7e311, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF