component
TL5001CDR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTL5001CDR
Texas Instruments · DC-DC Converters · SOIC-8
TL5001CDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | tri_state | Open-collector PWM output; maximum collector current 21 mA, voltage rating 51 V; driven low when oscillator triangle wave is below both DTC voltage and error-amplifier output voltage with UVLO and SCP inactive. |
| 2 | VCC | power_in | Power supply input; operating range 3.6 V to 40 V; provides power to internal 2.5 V regulator that generates internal bias and reference voltages. |
| 3 | COMP | output | Error amplifier output for compensation network; output voltage 0.95 V to 1.05 V nominal; can source maximum 45 µA, requires 100 kΩ minimum external load resistance. |
| 4 | FB | input | Feedback input to error amplifier noninverting input; common-mode voltage range 0 V to 1.5 V; compared against internal 1 V reference; input bias current −160 nA to −500 nA. |
| 5 | SCP | passive | Short-circuit protection network terminal; connect external capacitor to ground for SCP timing (185 mV initial to 1 V timeout); external ground connection resets SCP latch; comparator threshold 0.95 V to 1.05 V. |
| 6 | DTC | passive | Dead-time control network terminal; internal current source generates reference current; connect external resistor to ground to set maximum duty cycle from 0% to 100%; input threshold 0.5 V to 0.7 V for 0% duty cycle and 1.3 V to 1.5 V for 100% duty cycle. |
| 7 | RT | passive | Oscillator timing network terminal; connect external resistor (15 kΩ to 250 kΩ) to ground to set oscillator frequency from 20 kHz to 500 kHz; source impedance approximately 1250 Ω. |
| 8 | GND | power_in | Ground reference for all signal and power circuits. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TL5001CDR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tl5001cdr-etched.step/tl5001cdr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tl5001cdr.step/tl5001cdr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (36 pp, sha256
14e2c0378acc4b21, retrieved 2026-09-26, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).