component
TL5001AIDR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTL5001AIDR
Texas Instruments · DC-DC Converters · SOIC-8
TL5001AIDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Output of the PWM controller, implemented as an open-collector output transistor that is turned off by the UVLO circuit when VCC is low. |
| 2 | VCC | power_in | Supply input for the device, specified for 3.6 V to 40 V operation; the internal UVLO circuit holds the output off until VCC recovers to its normal range. |
| 3 | COMP | output | Error-amplifier output that feeds the PWM comparator; the error-amplifier common-mode voltage range is 0 V to 1.5 V. |
| 4 | FB | input | Error-amplifier feedback input, compared against the internal 1-V reference, whose noninverting input is tied to that reference; common-mode range is 0 V to 1.5 V. |
| 5 | SCP | input | Short-circuit protection input to the internal SCP comparators; no electrical limit for this pin is stated in the supplied text. |
| 6 | DTC | input | Dead-time control input; an external resistor between DTC and GND sets the dead time from 0% to 100%. |
| 7 | RT | passive | Oscillator timing pin; an external resistor from RT to GND sets the oscillator frequency, which is specified from 20 kHz to 500 kHz. |
| 8 | GND | power_in | Ground reference for the device, to which the RT and DTC resistors are returned. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TL5001AIDR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tl5001aidr-etched.step/tl5001aidr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tl5001aidr.step/tl5001aidr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (36 pp, sha256
14e2c0378acc4b21, retrieved 2026-10-08, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).