component
TL431BIDR2G
Public Made by Adomby adom
onsemi Voltage Reference, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTL431BIDR2G
onsemi · Voltage Reference · SOIC-8
TL431BIDR2G from onsemi, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Cathode | passive | Cathode (K) of the shunt regulator; sinks 1.0 mA to 100 mA and is programmable from Vref to 36 V (VKA absolute max 37 V). |
| 2 | Anode | passive | Anode (A), the ground-side return of the shunt regulator; pins 2, 3, 6 and 7 are electrically common to the die attach flag. |
| 3 | Anode | passive | Anode (A), the ground-side return of the shunt regulator; pins 2, 3, 6 and 7 are electrically common to the die attach flag. |
| 4 | N/C | unconnected | No connection. |
| 5 | N/C | unconnected | No connection. |
| 6 | Anode | passive | Anode (A), the ground-side return of the shunt regulator; pins 2, 3, 6 and 7 are electrically common to the die attach flag. |
| 7 | Anode | passive | Anode (A), the ground-side return of the shunt regulator; pins 2, 3, 6 and 7 are electrically common to the die attach flag. |
| 8 | Reference | input | Reference (R) input that sets the cathode voltage via an external divider; Iref is typically 1.1 µA and the reference voltage is about 2.495 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Voltage reference tolerance | -0.4 | 0.4 | % | TL431B; typ @ 25 °C (feature list; ordering tolerance 0.4%) | 1 | ||
| Reference Input Voltage | Vref | 2.485 | 2.495 | 2.505 | V | VKA = Vref, IK = 10 mA, TA = 25°C | 4 |
| Reference Input Voltage over temperature range | Vref | 2.475 | 2.495 | 2.515 | V | VKA = Vref, IK = 10 mA, TA = Tlow to Thigh (Note 6) | 4 |
| Reference Input Voltage Deviation Over Temperature Range | Vref | 3 | 17 | mV | VKA = Vref, IK = 10 mA | 4 | |
| Ratio of change in Reference Input Voltage to change in Cathode to Anode Voltage | Vref/VKA | -1.4 | -2.7 | mV/V | IK = 10 mA, VKA = 10 V to Vref | 4 | |
| Ratio of change in Reference Input Voltage to change in Cathode to Anode Voltage | Vref/VKA | -1 | -2 | mV/V | IK = 10 mA, VKA = 36 V to 10 V | 4 | |
| Reference Input Current | Iref | 1.1 | 2 | μA | IK = 10 mA, R1 = 10 k, R2 = ∞, TA = 25°C | 4 | |
| Reference Input Current over temperature range | Iref | 4 | μA | IK = 10 mA, R1 = 10 k, R2 = ∞, TA = Tlow to Thigh (Note 6) | 4 | ||
| Reference Input Current Deviation Over Temperature Range | Iref | 0.8 | 2.5 | μA | IK = 10 mA, R1 = 10 k, R2 = ∞ | 4 | |
| Minimum Cathode Current For Regulation | Imin | 0.5 | 1 | mA | VKA = Vref | 4 | |
| Off-State Cathode Current | Ioff | 0.23 | 500 | nA | VKA = 36 V, Vref = 0 V | 4 | |
| Dynamic Impedance | /ZKA/ | 0.14 | 0.3 | Ω | VKA = Vref, IK = 1.0 mA to 100 mA, f ≤ 1.0 kHz | 4 | |
| Cathode to Anode Voltage (recommended) | VKA | 36 | V | Minimum printed as Vref | 2 | ||
| Cathode Current (recommended) | IK | 1 | 100 | mA | 2 | ||
| Cathode to Anode Voltage | VKA | 37 | V | 2 | |||
| Cathode Current Range, Continuous | IK | -100 | 150 | mA | Continuous | 2 | |
| Reference Input Current Range, Continuous | Iref | -0.05 | 10 | mA | Continuous | 2 | |
| Operating Junction Temperature | TJ | 150 | °C | 2 | |||
| Operating Ambient Temperature Range | TA | -40 | 85 | °C | TL431BI (industrial) | 2 | |
| Storage Temperature Range | Tstg | -65 | 150 | °C | 2 | ||
| ESD Human Body Model | HBM | 2000 | V | JESD22-A114F; printed as >2000 | 2 | ||
| ESD Machine Model | MM | 200 | V | JESD22-A115C; printed as >200 | 2 | ||
| ESD Charged Device Model | CDM | 500 | V | JESD22-C101E; printed as >500 | 2 | ||
| Thermal Resistance, Junction-to-Ambient | RJA | 178 | °C/W | D (SOIC-8) package | 3 | ||
| Thermal Resistance, Junction-to-Case | RJC | 83 | °C/W | D (SOIC-8) package | 3 |
CAD (KiCad official)
- Symbol:
TL431BIDR2G - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tl431bidr2g-etched.step/tl431bidr2g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tl431bidr2g.step/tl431bidr2g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (18 pp, sha256
922e22f14c14db6a, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).