component
TL1431ACDT
Public Made by Adomby adom
STMicroelectronics Voltage Reference, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 19h ago |
| viewers | 19h ago |
| package.json | 9m ago |
| page.json | 9m ago |
| README.md | 19h ago |
| tl1431acdt-etched.glb | 19h ago |
| tl1431acdt-etched.step | 19h ago |
| tl1431acdt-hero.glb | 19h ago |
| tl1431acdt-hero.overlay.json | 19h ago |
| tl1431acdt.glb | 19h ago |
| tl1431acdt.kicad_mod | 19h ago |
| tl1431acdt.kicad_sym | 19h ago |
| tl1431acdt.lbr | 19h ago |
| tl1431acdt.step | 19h ago |
TL1431ACDT
STMicroelectronics · Voltage Reference · SO-8
TL1431ACDT from STMicroelectronics, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Cathode | passive | Cathode of the shunt regulator; cathode-to-anode voltage VKA ranges from Vref to 36 V (37 V absolute max) with cathode current of 1 to 100 mA. |
| 2 | Anode | passive | Anode of the shunt regulator, the lowest-potential (ground) terminal; shorted internally to pins 3, 6 and 7 in the pin diagram. |
| 3 | Anode (unlabeled) | passive | Unlabeled in Figure 2 but drawn with a dot tying it to the internal anode net. |
| 4 | NC | unconnected | No connection. |
| 5 | NC | unconnected | No connection. |
| 6 | Anode (unlabeled) | passive | Unlabeled in Figure 2 but drawn with a dot tying it to the internal anode net. |
| 7 | Anode | passive | Anode of the shunt regulator, the lowest-potential (ground) terminal. |
| 8 | Ref | input | Reference input that sets the output voltage via an external divider; Vref is 2.500 V typical (2.493 to 2.507 V for the TL1431AC) and the input current range is -0.05 to +10 mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SO-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TL1431ACDT - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SO-8 (KiCad packages3D, STEP)
- 3D model files:
tl1431acdt-etched.step/tl1431acdt-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tl1431acdt.step/tl1431acdt.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (27 pp, sha256
b6e98452fdf42eee, retrieved 2026-10-05, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).