component

TL082CDT

Public Made by Adom

by adom

STMicroelectronics FET InputAmplifiers, SO-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentop-amp-cmptl082cdt
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs tl082cdt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray 1mo ago
package.json Publish 0.2.0 · Ray 1mo ago
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray 1mo ago
page.json Brief states the pinout check that actually ran (was an unconditional "Datasheet-verified pinout") · Ray 11d ago
README.md tl082cdt: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 17d ago
tl082cdt-etched.fit.json tl082cdt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tl082cdt-etched.glb tl082cdt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tl082cdt-etched.step tl082cdt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tl082cdt.glb Publish 0.1.0 · Ray 1mo ago
tl082cdt.kicad_mod Publish 0.1.0 · Ray 1mo ago
tl082cdt.kicad_sym Publish 0.1.0 · Ray 1mo ago
tl082cdt.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect and oval pad as a SQUARE EAGLE smd; this carries the real pad shape across (0 -> 8 rounded pads) and stops dropping geometry drawn on KiCad User.N layers. Attributes, connects, pads and the pin-1 marker are gated against decreasing and are unchanged. · Ray 1mo ago
tl082cdt.step Publish 0.1.0 · Ray 1mo ago

TL082CDT

STMicroelectronics · FET InputAmplifiers · SO-8

TL082CDT from STMicroelectronics, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT1 output Output of op-amp channel 1. Short-circuit protected; can swing typically ±12 V with RL = 2 kΩ on ±15 V supplies.
2 IN1- input Inverting input of op-amp channel 1. High-impedance JFET input (~10^12 Ω) with low bias current (~20 pA typ.).
3 IN1+ input Non-inverting input of op-amp channel 1. High-impedance JFET input; common-mode range up to VCC+.
4 VCC- power_in Negative supply rail (or ground in single-supply operation). Supply span VCC+ − VCC− is 6 V to 36 V (±3 V to ±18 V split).
5 IN2+ input Non-inverting input of op-amp channel 2. High-impedance JFET input; common-mode range up to VCC+.
6 IN2- input Inverting input of op-amp channel 2. High-impedance JFET input with low bias current (~20 pA typ.).
7 OUT2 output Output of op-amp channel 2. Short-circuit protected; typical output swing ±12 V with RL = 2 kΩ on ±15 V supplies.
8 VCC+ power_in Positive supply rail. Absolute maximum ±18 V (36 V total); operating range 6 V to 36 V total supply. Typical quiescent current 1.4 mA (no load).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SO-8
Category Op-amp/Cmp
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • TL082CDTD
  • TL082CDT
  • TL082CDTN
  • TL082CDTP
  • TL082CDTPT

CAD (KiCad official)

  • Symbol: TL082CDT
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: tl082cdt-etched.step / tl082cdt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tl082cdt.step / tl082cdt.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
tl082cdt.step 122 KB You want the bare part, or you mark your own boards.
tl082cdt-etched.step 1.7 MB You want the part with TL082CDT already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 424 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (17 pp, sha256 bddb0c4be90667ce, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF