Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TJA1050M

HGSEMI · CAN Transceivers · SOP-8

TJA1050M from HGSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TXD input Transmit data input: a low level drives the bus dominant, the pin has an internal pull-up to VCC so it stays recessive when unused, and the transmitter is disabled if TXD is held low longer than the dominant timeout tdom (300-1000 µs).
2 GND power_in Ground reference for the transceiver.
3 VCC power_in Supply voltage, specified at 4.75-5.25 V for operation, with an absolute maximum of −0.3 to 6 V (no time limit).
4 RXD output Receive data output that reads the bus differential state; in normal mode it is driven high when the bus is recessive, with VOH of VCC−0.4 V at −0.4 mA typical, and it is floating when VCC is lost.
5 SPLIT power_out Common-mode voltage regulator output that holds 0.5 VCC (0.3-0.7 VCC for ±500 µA) in normal mode, is floating in standby mode, and is intended to be connected to the centre tap of a split termination; absolute voltage limit −27 to 40 V.
6 CANL bidirectional Low-level CAN bus line: dominant output 0.5-1.75 V (typ. 1.4 V) with TXD low, short-circuit current 40-100 mA, and the bus pin is rated −27 to 40 V DC.
7 CANH bidirectional High-level CAN bus line: dominant output 3-4.25 V (typ. 3.6 V) with TXD low, short-circuit current −40 to −95 mA, and the bus pin is rated −27 to 40 V DC.
8 STB input Standby mode control input: low selects normal mode and high selects standby; the pin has an internal pull-up to VCC, with VIH of 2 V to VCC+0.3 V and VIL of −0.3 to 0.8 V.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package SOP-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: TJA1050M
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: tja1050m-etched.step / tja1050m-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tja1050m.step / tja1050m.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (11 pp, sha256 1d8e526be674db9d, retrieved 2026-10-09, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF