Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TJA1050

NXP Semiconductors · High-speed CAN transceiver · SO-8

The physical-layer interface between a CAN controller and the CAN bus, in SO-8, and one of the most widely used CAN transceivers. It converts the logic-level TXD/RXD of a controller (an MCP2515, or an MCU's on-chip CAN) into the differential CANH/CANL signals on the bus and back, at up to 1 Mb/s. An S (silent) pin disables the transmitter so a node can listen without driving the bus, and the device tolerates bus faults and provides good EMC. It drives a full multi-node bus and runs from a single 5 V supply. Vref outputs half-supply for reference.

Pinout

Pin Name Type Function
1 TXD input Transmit data input from the CAN controller to the bus line drivers. LOW drives the bus to dominant, HIGH (or floating) leaves the bus recessive. Internal pull-up (~200 uA) to VCC; VIH >= 2.0 V, VIL <= 0.8 V. TXD dominant time-out (250-750 us) forces the bus back to recessive if held LOW too long.
2 GND power_in Device ground. All voltages in the datasheet are referenced to this pin.
3 VCC power_in Supply voltage, 4.75 V to 5.25 V. Typical supply current is 50 mA dominant / 5 mA recessive. Bypass with 100 nF close to the pin.
4 RXD output Receive data output; forwards the differential bus state to the CAN controller. LOW = dominant, HIGH = recessive. Drive capability IOH = -6 mA typ. at VRXD = 0.7*VCC, IOL = 8.5 mA typ. at VRXD = 0.45 V.
5 Vref output Reference voltage output at 0.5VCC (0.45VCC to 0.55*VCC) for use as a stable mid-supply reference to the CAN controller. Load current limited to +/-50 uA.
6 CANL bidirectional LOW-level CAN bus line. Driven toward GND (typ. 1.4 V) in the dominant state and biased to 0.5*VCC in the recessive state through internal 25 kOhm. Protected against ISO 7637 automotive transients (-200 V to +200 V) and short-circuits to +/-27 V (up to +40 V absolute max).
7 CANH bidirectional HIGH-level CAN bus line. Driven toward VCC (typ. 3.6 V) in the dominant state and biased to 0.5*VCC in the recessive state through internal 25 kOhm. Protected against ISO 7637 automotive transients (-200 V to +200 V) and short-circuits to +/-27 V (up to +40 V absolute max).
8 S input Mode select input. Tie to GND for high-speed (normal) mode; tie to VCC for silent mode (transmitter disabled, receiver still operational). Weak internal pull-down (~30 uA); if left floating the device defaults to high-speed mode, but grounding S is recommended for best EMI. VIH >= 2.0 V (silent), VIL <= 0.8 V (high-speed).

Key specifications

Parameter Value
Type High-speed CAN transceiver
Bus speed up to 1 Mb/s
Bus interface CANH / CANL (differential)
Controller interface TXD / RXD (logic level)
Modes high-speed / silent (S pin)
Reference Vref (0.5 x VCC)
Supply voltage 4.75-5.25 V
Package SO-8

Ordering variants

Same part, different packaging or reel option.

  • TJA1050T (SO-8)
  • TJA1050T/CM (SO-8, tape & reel)

CAD (KiCad official)

  • Symbol: TJA1050 (generated from datasheet; KiCad has no symbol)
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D)
  • 3D model files: tja1050-etched.step / tja1050-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tja1050.step / tja1050.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: NXP Semiconductors datasheet (18 pp, sha256 f95c1ffa13e4d80e, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF