main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers thvd1439vdr: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/thvd1439vdr · Ray 2d ago
thvd1439vdr-etched.glb thvd1439vdr: factory component page (tier=mfr) · Ray 2d ago
thvd1439vdr-etched.step thvd1439vdr: factory component page (tier=mfr) · Ray 2d ago
thvd1439vdr-hero.glb thvd1439vdr: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
thvd1439vdr-hero.overlay.json Publish 0.1.0 · Ray 2d ago
thvd1439vdr.glb Publish 0.1.0 · Ray 2d ago
thvd1439vdr.kicad_mod Publish 0.1.0 · Ray 2d ago
thvd1439vdr.kicad_sym Publish 0.1.0 · Ray 2d ago
thvd1439vdr.lbr Publish 0.1.0 · Ray 2d ago
thvd1439vdr.step Publish 0.1.0 · Ray 2d ago

THVD1439VDR

Texas Instruments · RS-485 / RS-422 ICs · SOIC-8

THVD1439VDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIO power_in Logic supply for R, D, and DE/RE, specified in the pin table as 1.8 V to 5 V.
2 R output Receiver data output, with receiver output current limited to -24 mA to 24 mA per the absolute maximum ratings.
3 DE/RE input Combined driver enable (active high) and receiver enable (active low), with an internal 2 MΩ pull-down.
4 D input Driver data input.
5 GND power_in Device ground.
6 A bidirectional Bus I/O port A, complementary to B, with a bus pin voltage range of -15 V to 15 V.
7 B bidirectional Bus I/O port B, complementary to A, with a bus pin voltage range of -15 V to 15 V.
8 VCC power_in 3.3-V to 5-V supply for the device.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: THVD1439VDR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: thvd1439vdr-etched.step / thvd1439vdr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); thvd1439vdr.step / thvd1439vdr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 f5c3d3d8a4ebdcfc, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF