main
History Download
Ray Publish 0.1.0 a179332 8d ago

TEA1733T

NXP Semicon · AC-DC Controllers And Regulators · SOIC-8

TEA1733T from NXP Semicon, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Supply voltage pin with a continuous rating of 0.4 V to +30 V (35 V for t < 100 ms), a start-up voltage of 20.6 V typical, a UVLO threshold of 12.2 V typical, and an internal clamp at 22 V typical during restart power-down.
2 GND power_in Ground reference pin; all voltages in the characteristics are measured with respect to pin 2.
3 DRIVER output Gate driver output for the power MOSFET, with typically 300 mA source and 750 mA sink capability and a maximum output voltage of 10.5 V typical.
4 ISENSE input Current sense input across external sense resistor R9, rated 0.4 V to +5 V, with a maximum sense voltage Vsense(max) of 0.51 V typical and 300 ns typical leading edge blanking time.
5 VINSENSE input Input voltage protection input for mains detection, rated 0.4 V to +5.5 V, with a start level of 0.94 V typical and a restart when it falls below 0.72 V or rises above 3.52 V typical.
6 PROTECT input General purpose protection input rated 0.4 V to +5 V that stops the converter (latched protection) when pulled above 0.8 V typical or below 0.5 V typical.
7 CTRL input Control input rated 0.4 V to +5.5 V that sets the peak current and output power, connected internally to 5.4 V through 7 kΩ, with a maximum duty cycle of 72 % typical.
8 OPTIMER bidirectional Overpower and restart timer pin rated 0.4 V to +5 V, with overpower protection triggered at 2.5 V typical and restart thresholds of 1.2 V (low) and 4.5 V (high) typical.

Key specifications

Parameter Value
Manufacturer NXP Semicon
Package SOIC-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VCC supply voltage, continuous VCC -0.4 30 V continuous 10
VCC supply voltage VCC 35 V t < 100 ms 10
Voltage on pin VINSENSE VVINSENSE -0.4 5.5 V current limited 10
Voltage on pin PROTECT VPROTECT -0.4 5 V current limited 10
Voltage on pin CTRL VCTRL -0.4 5.5 V 10
Input/output voltage on pin OPTIMER VIO(OPTIMER) -0.4 5 V 10
Voltage on pin ISENSE VISENSE -0.4 5 V current limited 10
Current on pin VCC ICC 0.4 A < 10 % 10
Input current on pin VINSENSE II(VINSENSE) -1 1 mA 10
Input current on pin PROTECT II(PROTECT) -1 1 mA 10
Current on pin CTRL ICTRL -3 0 mA 10
Current on pin ISENSE IISENSE -10 1 mA 10
Current on pin DRIVER IDRIVER -0.4 1 A < 10 % 10
Total power dissipation Ptot 0.5 W Tamb < 75 °C 10
Storage temperature Tstg -55 150 °C 10
Junction temperature Tj -40 150 °C 10
start-up voltage Vstartup 18.6 20.6 22.6 V 12
undervoltage lockout threshold voltage Vth(UVLO) 11.2 12.2 13.2 V 12
hysteresis voltage Vhys 8 9 10 V Vstartup - Vth(UVLO) 12
start-up supply current ICC(startup) 5 10 15 µA VCC < Vstartup 12
operating supply current ICC(oper) 0.4 0.5 0.6 mA no load on pin DRIVER 12
latched reset voltage Vrst(latch) 4 5 6 V 12
start voltage on pin VINSENSE (detection level) Vstart(VINSENSE) 0.89 0.94 0.99 V 12
LOW-level detection voltage on pin VINSENSE Vdet(L)(VINSENSE) 0.68 0.72 0.76 V 12
HIGH-level detection voltage on pin VINSENSE Vdet(H)(VINSENSE) 3.39 3.52 3.65 V 12
LOW-level detection voltage on pin PROTECT Vdet(L)(PROTECT) 0.47 0.5 0.53 V 12
HIGH-level detection voltage on pin PROTECT Vdet(H)(PROTECT) 0.75 0.8 0.85 V 12
output current on pin PROTECT IO(PROTECT) -34 -32 -30 µA VPROTECT = Vlow(PROTECT) 12
output current on pin PROTECT IO(PROTECT) 87 107 127 µA VPROTECT = Vhigh(PROTECT) 12
clamp voltage on pin PROTECT Vclamp(PROTECT) 3.5 4.1 4.7 V II(PROTECT) = 200 µA [1] 12
VCTRL voltage on pin CTRL for minimum flyback peak current VCTRL 1.5 1.8 2.1 V for minimum flyback peak current 12
VCTRL voltage on pin CTRL for maximum flyback peak current VCTRL 3.4 3.9 4.3 V for maximum flyback peak current 12
internal resistance on pin CTRL Rint(CTRL) 5 7 9 kΩ 12
output current on pin CTRL IO(CTRL) -0.7 -0.5 -0.3 mA VCTRL = 1.4 V 13
output current on pin CTRL IO(CTRL) -0.28 -0.2 -0.12 mA VCTRL = 3.7 V 13
oscillator frequency fosc 62 66.5 71 kHz 13
modulation frequency fmod 210 280 350 Hz 13
modulation frequency variation 3 4 5 kHz 13
maximum duty cycle δmax 68.5 72 79 % 13
protection voltage on pin OPTIMER Vprot(OPTIMER) 2.4 2.5 2.6 V 13
protection current on pin OPTIMER Iprot(OPTIMER) 100 150 200 µA no overpower situation 13
protection current on pin OPTIMER Iprot(OPTIMER) -12.2 -10.7 -9.2 µA overpower situation 13
restart voltage on pin OPTIMER Vrestart(OPTIMER) 0.8 1.2 1.6 V low level 13
restart voltage on pin OPTIMER Vrestart(OPTIMER) 4.1 4.5 4.9 V high level 13
restart current on pin OPTIMER Irestart(OPTIMER) -127 -107 -87 µA charging OPTIMER capacitor 13
restart current on pin OPTIMER Irestart(OPTIMER) -0.1 0 0.1 µA discharging OPTIMER capacitor 13
maximum sense voltage Vsense(max) 0.48 0.51 0.54 V V/t = 50 mV/s; VVINSENSE = 0.78 V 13
maximum sense voltage Vsense(max) 0.5 0.53 0.56 V V/t = 200 mV/s; VVINSENSE = 0.78 V 13
overpower protection sense threshold voltage Vth(sense)opp 370 400 430 mV 13
slope compensation voltage on pin ISENSE VISENSE/t 17 25 33 mV/s V/t = 50 mV/s 13
leading edge blanking time tleb 250 300 350 ns 13
soft start current Istart(soft) -63 -55 -47 µA 13
soft start resistance Rstart(soft) 12 kΩ 14
source current on pin DRIVER Isource(DRIVER) 0.25 0.3 A VDRIVER =2V 14
sink current on pin DRIVER Isink(DRIVER) 0.25 0.3 A VDRIVER =2V 14
sink current on pin DRIVER Isink(DRIVER) 0.6 0.75 A VDRIVER = 10 V 14
maximum output voltage on pin DRIVER VO(DRIVER)max 9 10.5 12 V 14
IC protection level temperature Tpl(IC) 130 140 150 °C 14
thermal resistance from junction to ambient Rth(j-a) 150 K/W in free air; JEDEC test board 11
thermal resistance from junction to case Rth(j-c) 79 K/W in free air; JEDEC test board 11

CAD (KiCad official)

  • Symbol: TEA1733T
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tea1733t-etched.step / tea1733t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tea1733t.step / tea1733t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: NXP Semicon datasheet (21 pp, sha256 20f7153a51aefe8b, retrieved 2026-10-19, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF