component
TDP158RSBT
Public Made by Adomby adom
Texas Instruments Interface - Specialized, WQFN-40-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTDP158RSBT
Texas Instruments · Interface - Specialized · WQFN-40-EP(5x5)
TDP158RSBT from Texas Instruments, in a WQFN-40-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN_D2p | input | Channel 2 differential input (positive), AC-coupled with integrated terminations; input voltage limited to absolute maximum ratings. |
| 2 | IN_D2n | input | Channel 2 differential input (negative), AC-coupled with integrated terminations; input voltage limited to absolute maximum ratings. |
| 3 | HPD_SRC | output | Hot Plug Detect output to the source side. |
| 4 | IN_D1p | input | Channel 1 differential input (positive). |
| 5 | IN_D1n | input | Channel 1 differential input (negative). |
| 6 | IN_D0p | input | Channel 0 differential input (positive). |
| 7 | IN_D0n | input | Channel 0 differential input (negative). |
| 8 | I2C_EN | input | High puts the device into I2C control mode; low puts it into pin strap mode. |
| 9 | IN_CLKp | input | Clock differential input (positive). |
| 10 | IN_CLKn | input | Clock differential input (negative). |
| 11 | VCC | power_in | 3.3V power supply (3.13 to 3.47V in HDMI mode, 3 to 3.6V in DP mode; absolute max 4V). |
| 12 | VDD | power_in | 1.1V power supply (1 to 1.27V recommended; absolute max 1.4V). |
| 13 | SCL_CTL/SWAP | input | I2C clock when I2C_EN is high; when I2C_EN is low, lane swap control (L = normal, H = lane swap, HDMI mode only). |
| 14 | SDA_CTL/PRE | bidirectional | I2C data when I2C_EN is high; when I2C_EN is low, pre-emphasis select (L = 0dB, H = 3.5dB). |
| 15 | GND | power_in | Ground. |
| 16 | TERM | input | 3-level source termination control: H = 75Ω to 150Ω, L = 150Ω to 300Ω, NC = no transmit termination; use 1kΩ pull resistors. |
| 17 | A0/EQ1 | input | 3-level pin: I2C address bit when I2C_EN is high, EQ1 receiver equalizer setting when I2C_EN is low; use 1kΩ pulldown/pullup or float. |
| 18 | VSADJ | input | TMDS voltage swing control via resistor to ground, nominal 6kΩ for HDMI and DP combination, 6.49kΩ for HDMI only (4.5 to 8kΩ allowed). |
| 19 | NC | unconnected | No connect; optionally connect 0.1µF to GND to reduce noise. |
| 20 | VDD | power_in | 1.1V power supply. |
| 21 | OUT_CLKn | output | TMDS clock differential output (negative), fail safe. |
| 22 | OUT_CLKp | output | TMDS clock differential output (positive), fail safe. |
| 23 | A1/EQ2 | input | 3-level pin: I2C address bit when I2C_EN is high, EQ2 receiver equalizer setting when I2C_EN is low; use 1kΩ pulldown/pullup or float. |
| 24 | OUT_D0n | output | TMDS data 0 differential output (negative), fail safe. |
| 25 | OUT_D0p | output | TMDS data 0 differential output (positive), fail safe. |
| 26 | OUT_D1n | output | TMDS data 1 differential output (negative), fail safe. |
| 27 | OUT_D1p | output | TMDS data 1 differential output (positive), fail safe. |
| 28 | HPD_SNK | input | Hot Plug Detect input from the sink side (tolerates up to 6V absolute max). |
| 29 | OUT_D2n | output | TMDS data 2 differential output (negative), fail safe. |
| 30 | OUT_D2p | output | TMDS data 2 differential output (positive), fail safe. |
| 31 | VDD | power_in | 1.1V power supply. |
| 32 | SCL_SNK | bidirectional | Sink side bidirectional DDC clock line. |
| 33 | SDA_SNK | bidirectional | Sink side bidirectional DDC data line. |
| 34 | SLEW | input | 3-level clock slew rate control: L = slowest (~203ps), NC = mid-range (~180ps, default), H = fastest (~122ps). |
| 35 | GND | power_in | Ground. |
| 36 | OE | input | Operation enable/reset: L = power down, H = normal operation; internal weak pullup, resets device on H to L transition. |
| 37 | VCC | power_in | 3.3V power supply. |
| 38 | SCL_SRC | bidirectional | Source side bidirectional DDC clock line. |
| 39 | SDA_SRC | bidirectional | Source side bidirectional DDC data line. |
| 40 | VDD | power_in | 1.1V power supply. |
| 41 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WQFN-40-EP(5x5) |
| Category | Interface |
| Pins | 41 |
CAD (KiCad official)
- Symbol:
TDP158RSBT - Footprint:
Package_DFN_QFN:QFN-40-1EP_5x5mm_P0.4mm_EP3.6x3.6mm - 3D model: WQFN-40-EP(5x5) (KiCad packages3D, STEP)
- 3D model files:
tdp158rsbt-etched.step/tdp158rsbt-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tdp158rsbt.step/tdp158rsbt.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (56 pp, sha256
00d16b37fe5bc2a1, retrieved 2026-10-06, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).