component

TD1509P5 R

Public Made by Adom

by adom

Techcode DC-DC Converters, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentpmictd1509p5 r
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs td1509p5-r: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
package.json Publish 0.2.0 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json td1509p5-r: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md td1509p5-r: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray
td1509p5-r-etched.fit.json td1509p5-r: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
td1509p5-r-etched.glb td1509p5-r: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
td1509p5-r-etched.step td1509p5-r: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
td1509p5-r.glb Publish 0.1.0 · Ray
td1509p5-r.kicad_mod Publish 0.1.0 · Ray
td1509p5-r.kicad_sym Publish 0.1.0 · Ray
td1509p5-r.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
td1509p5-r.step Publish 0.1.0 · Ray

TD1509P5 R

Techcode · DC-DC Converters · SOP-8

TD1509P5 R from Techcode, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input supply voltage. Operating range 3.6V to 45V; absolute max 45V. Bypass locally with a low-ESR input capacitor to keep switching current loops tight.
2 OUTPUT output Switching output (emitter of the internal high-side power transistor). Connects to the external catch diode's cathode and the inductor. Saturation voltage typically 1.2V at Iout=3A; internal current limit ~4.2A peak.
3 FB input Output voltage feedback input to the internal error amplifier. Internal reference 1.235V (adjustable version). For fixed 5V version the divider is internal (R1=2.49k, R2=7.57k) so FB is typically tied to VOUT. Feedback bias current typically 10 nA.
4 ON/OFF input TTL-compatible shutdown control. Regulator is ON when this pin is Low (VIL ≤ 0.6V typ) or left floating; regulator is OFF when High (VIH ≥ 2.0V). Absolute max range -0.3V to Vin+0.3V. Standby current typically 80 µA when disabled.
5 GND power_in Ground. Pins 5-8 are all tied to ground internally and should all be connected to the ground plane; the paired pins also aid heat sinking of the die.
6 GND power_in Ground. Pins 5-8 are all tied to ground internally and should all be connected to the ground plane; the paired pins also aid heat sinking of the die.
7 GND power_in Ground. Pins 5-8 are all tied to ground internally and should all be connected to the ground plane; the paired pins also aid heat sinking of the die.
8 GND power_in Ground. Pins 5-8 are all tied to ground internally and should all be connected to the ground plane; the paired pins also aid heat sinking of the die.

Key specifications

Parameter Value
Manufacturer Techcode
Package SOP-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • TD1509P5 R
  • TD1509P5 RP3
  • TD1509P5 RPR
  • TD1509P5 RD5
  • TD1509P5 RD3
  • TD1509P5 RDR

CAD (KiCad official)

  • Symbol: TD1509P5 R
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: td1509p5-r-etched.step / td1509p5-r-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); td1509p5-r.step / td1509p5-r.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
td1509p5-r.step 122 KB You want the bare part, or you mark your own boards.
td1509p5-r-etched.step 2.0 MB You want the part with TD1509P5 R already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 496 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Techcode datasheet (17 pp, sha256 8d1cdb542e62ec93, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF