TCAN330GDCNT from Texas Instruments, in a SOT-23-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	TXD	input	CAN transmit data input, LOW for dominant and HIGH for recessive bus states, with an integrated pull-up to recessive.
2	GND	power_in	Ground connection for the transceiver, referenced for all voltages except differential bus voltages.
3	VCC	power_in	Single 3.3-V supply input, recommended operating range 3 V to 3.6 V with absolute maximum of 5 V.
4	RXD	tri_state	CAN receive data output, LOW for dominant and HIGH for recessive bus states, tri-stated when VCC is bad or unpowered.
5	SHDN	input	Drive high for shutdown mode, with an internal pull-down toward normal mode.
6	CANL	bidirectional	Low-level CAN bus line, rated to ±14 V bus pin fault protection and high-impedance when the device is unpowered.
7	CANH	bidirectional	High-level CAN bus line, rated to ±14 V bus pin fault protection and high-impedance when the device is unpowered.
8	S	input	Drive high for silent mode, with an integrated pull-down toward normal mode.

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	SOT-23-8
Category	Interface
Pins	8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Supply Voltage range	VCC	-0.3		5	V		5
Voltage at any bus terminal (CANH or CANL)	V(BUS)	-14		14	V		5
Logic input terminal voltage range	V(Logic_Input)	-0.3		5	V		5
Logic output terminal voltage range	V(Logic_Output)	-0.3		5	V		5
Logic output current	IO(LOGIC)			8	mA		5
Operating junction temperature range	TJ	-40		150	°C		5
Storage temperature	Tstg			150	°C		5
Supply voltage	VCC	3		3.6	V		5
Logic terminal HIGH level output current	IOH(LOGIC)			-2	mA		5
Logic terminal LOW level output current	IOL(LOGIC)			2	mA		5
Operational free-air temperature	TA	-40		125	°C		5
Supply current normal mode dominant	ICC			55	mA	TXD = 0V, RL = 60Ω, CL = open, S, STB and SHDN = 0V. Typical Bus Load.	6
Supply current normal mode dominant high bus load	ICC			60	mA	TXD = 0V, RL = 50Ω, CL = open, S, STB and SHDN = 0V. High Bus Load.	6
Supply current dominant with bus fault	ICC			180	mA	TXD = 0V, S, STB and SHDN = 0V, CANH = -12V, RL = open, CL = open	6
Supply current recessive	ICC			3.5	mA	TXD = VCC, RL = 50Ω, CL = open, S, STB and SHDN = 0V	6
Supply current silent mode	ICC			2.5	mA	TXD = VCC, RL = 50Ω, CL = open, S = VCC	6
Supply current standby mode	ICC			15	µA	TA < 85°C, STB at VCC, RXD floating, TXD at VCC	6
Supply current standby mode	ICC			20	µA	STB at VCC, RXD floating, TXD at VCC	6
Supply current shutdown mode	ICC			1	µA	TA < 85°C, SHDN at VCC, RXD floating, TXD at VCC	6
Rising undervoltage detection on VCC for protected mode	UV(VCC)	2.2		2.6	V		6
Falling undervoltage detection on VCC for protected mode	UV(VCC)	1.65		2.5	V		6
Bus output voltage (dominant) CANH	VO(D)	2.45			V	See Figure 6-3 and Figure 6-2, TXD = 0V, S, STB and SHDN = 0V, RL = 60Ω, CL = open	6
Bus output voltage (dominant) CANL	VO(D)	0.5		1.25	V	See Figure 6-3 and Figure 6-2, TXD = 0V, S, STB and SHDN = 0V, RL = 60Ω, CL = open	6
Bus output voltage (recessive)	VO(R)			1.85	V	See Figure 6-3 and Figure 6-2, TXD = VCC, STB, SHDN = 0V, S = 0V or VCC (1), RL = open (no load)	6
Differential output voltage (dominant)	VOD(D)	1.6		3	V	See Figure 6-3 and Figure 6-2, TXD = 0V, S, STB and SHDN = 0V, 50Ω ≤ RL ≤ 65Ω, CL = open	7
Differential output voltage (recessive)	VOD(R)	-120		12	mV	See Figure 6-3 and Figure 6-2, TXD = VCC, S, STB and SHDN = 0V, RL = 60Ω, CL = open	7
Differential output voltage (recessive)	VOD(R)	-50		50	mV	TA < 85°C, See Figure 6-3 and Figure 6-2, TXD = VCC, S, STB and SHDN = 0V, RL = open (no load), CL = open	7
Output symmetry (dominant and recessive)	V(SYM)	-400		400	mV	See Figure 6-3 and Figure 6-2, S, STB and SHDN = 0V, RL = 60Ω, CL = open	7
Short-circuit steady-state output current, dominant	IOS(DOM)	-200			mA	See Figure 6-9, V(CANH) = -12V, CANL = open, TXD = 0V	7
Short-circuit steady-state output current, dominant	IOS(DOM)			200	mA	See Figure 6-9, V(CANL) = 12V, CANH = open, TXD = 0V	7
Short-circuit steady-state output current, recessive	IOS(REC)	-5		5	mA	See Figure 6-9, -12V ≤ VBUS ≤ 12V, VBUS = CANH = CANL, TXD = VCC	7
Input threshold voltage, normal modes and selective wake modes	VIT	500		900	mV	See Figure 6-3 and Table 6-7	8
Hysteresis voltage for input threshold, normal modes and selective wake modes	VHYS	120			mV		8
Common mode range: normal and silent modes	VCM	-12		12	V		8
Input threshold, standby mode	VIT(STB)	400		1150	mV	-2V < VCM < 7V, See Figure 6-3 and Table 6-7	8
Input threshold, standby mode	VIT(STB)	400		1350	mV	-12V < VCM < 12V, See Figure 6-3 and Table 6-7	8
Power-off (unpowered) bus input leakage current	IIOFF(LKG)			6	µA	TA < 85°C, CANH = CANL = 3.3V, VCC to GND via 0Ω and 47kΩ resistor	8
Differential input resistance	RID	30		80	kΩ	TXD = VCC, Normal Mode	8
Input resistance (CANH or CANL)	RIN	15		40	kΩ	TXD = VCC, Normal mode	8
Input resistance matching	RIN(M)	-3		3	%	V(CANH) = V(CANL)	8
TXD HIGH level input voltage	VIH	2			V		8
TXD LOW level input voltage	VIL			0.8	V		8
TXD HIGH level input leakage current	IIH	-2.5	0	3	µA	TXD = VCC = 3.6V	8
TXD LOW level input leakage current	IIL	-4	0	0	µA	TXD = 0V, VCC = 3.6V	8
RXD LOW level output voltage	VOL	0.2		0.4	V	See Figure 6-3, IO = 2mA	8
STB/S/SHDN HIGH level input voltage	VIH	2			V		8
STB/S/SHDN LOW level input voltage	VIL			0.8	V		8
STB/S/SHDN HIGH level input leakage current	IIH	-3	0	10	µA	STB, S, SHDN = VCC = 3.6V	8
STB/S/SHDN LOW level input leakage current	IIL	-4	0	1	µA	STB, S, SHDN = 0V, VCC = 3.6V	8
FAULT output current low level	ICL	4		12	mA	FAULT = 0.4V, See Figure 6-11	8
Total loop delay, driver input (TXD) to receiver output (RXD)	tPROP(LOOP)	100		135	ns	See Figure 6-6, S, STB and SHDN = 0V, RL = 60Ω, CL = 100pF, CL(RXD) = 15pF	9
Total loop delay in highly loaded network	tPROP(LOOP)	120		180	ns	See Figure 6-6, S, STB and SHDN = 0V, RL = 120Ω, CL = 200pF, CL(RXD) = 15pF	9
2 Mbps transmitted recessive bit width	tBUS_SYM_2	435		530	ns	See Figure 6-7, S or STB = 0V, RL = 60Ω, CL = 100pF, CL(RXD) = 15pF, tBIT = 500ns	9
2 Mbps received recessive bit width	tREC_SYM_2	400		550	ns		9
5 Mbps transmitted recessive bit width	tBUS_SYM_5	155		210	ns	See Figure 6-7, S or STB = 0V, RL = 60Ω, CL = 100pF, CL(RXD) = 15pF, tBIT = 200ns	9
Driver dominant time out	tTXD_DTO	1.2	2.6	3.8	ms	See Figure 6-8, RL = 60Ω, CL = 100pF	9
Receiver dominant time out	tRXD_DTO	1.6	3	5	ms	See Figure 6-10, CL(RXD) = 15pF	9

CAD (KiCad official)

Symbol: TCAN330GDCNT
Footprint: Package_TO_SOT_SMD:SOT-23-8
3D model: SOT-23-8 (KiCad packages3D, STEP)
3D model files: tcan330gdcnt-etched.step / tcan330gdcnt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tcan330gdcnt.step / tcan330gdcnt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (47 pp, sha256 bb89f067e6a79028, retrieved 2026-11-05, tier: manufacturer)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

TCAN330GDCNT

Verified TCAN330GDCNT

Verification log 1 record

3D Model

Symbol & Footprint

Schematic Symbol

PCB Footprint

Datasheet

README