component
TC7660SCOA
Public Made by Adomby adom
Microchip Tech DC-DC Converters, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 3d ago |
| viewers | 3d ago |
| package.json | 3d ago |
| page.json | 3d ago |
| README.md | 3d ago |
| tc7660scoa-etched.glb | 3d ago |
| tc7660scoa-etched.step | 3d ago |
| tc7660scoa-hero.glb | 3d ago |
| tc7660scoa-hero.overlay.json | 3d ago |
| tc7660scoa.glb | 3d ago |
| tc7660scoa.kicad_mod | 3d ago |
| tc7660scoa.kicad_sym | 3d ago |
| tc7660scoa.lbr | 3d ago |
| tc7660scoa.step | 3d ago |
TC7660SCOA
Microchip Tech · DC-DC Converters · SOIC-8
TC7660SCOA from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BOOST | input | Switching frequency boost pin; connecting it to V+ raises the oscillator frequency from 10 kHz typical to 45 kHz typical. |
| 2 | CAP+ | passive | Positive connection for the charge pump (flying) capacitor, which is charged to the input voltage in the first half of the switching cycle. |
| 3 | GND | power_in | Ground terminal, the input and output zero volt reference. |
| 4 | CAP- | passive | Negative connection for the charge pump (flying) capacitor; observe correct orientation when using a polarized capacitor. |
| 5 | VOUT | power_out | Negative output voltage and connection for the charge pump output capacitor, giving -1.5V to -12V for a +1.5V to +12V input. |
| 6 | LV | input | Low voltage pin; connect to GND for V+ below 3.5V, otherwise leave it floating (never connect to GND for V+ above 3.5V). |
| 7 | OSC | input | Oscillator control input; an external capacitor to slow the oscillator, or an external clock, can be applied here. |
| 8 | V+ | power_in | Positive power supply input of +1.5V to +12V (absolute maximum +13V); bypass to GND with a low ESR capacitor. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Power Supply Chip |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage | 13 | V | 3 | ||||
| LV, Boost, OSC input voltage (V+ < 5.5V) | -0.3 | 0.3 | V | -0.3V to (V+ + 0.3V) for V+ < 5.5V; max is the +0.3V above V+ | 3 | ||
| Current into LV | 20 | µA | V+ > 3.5V | 3 | |||
| Lead Temperature (Soldering, 10s) | 300 | °C | 3 | ||||
| Supply Current (Boost pin open or GND) | I+ | 80 | 160 | µA | RL = | 3 | |
| Supply Current (Boost pin open or GND) | I+ | 180 | µA | 0°C ≤ TA ≤ +70°C | 3 | ||
| Supply Current (Boost pin = V+) | I+ | 300 | µA | 0°C ≤ TA ≤ +70°C | 3 | ||
| Supply Voltage Range, High | V+H | 3 | 12 | V | Min. ≤ TA ≤ Max, RL = 10 kΩ, LV Open | 3 | |
| Supply Voltage Range, Low | V+L | 1.5 | 3.5 | V | Min. ≤ TA ≤ Max, RL = 10 kΩ, LV to GND | 3 | |
| Output Source Resistance | ROUT | 60 | 100 | Ω | IOUT = 20 mA | 3 | |
| Output Source Resistance | ROUT | 70 | 120 | Ω | IOUT = 20 mA, 0°C ≤ TA ≤ +70°C | 3 | |
| Output Source Resistance | ROUT | 250 | Ω | V+ = 2V, IOUT = 3 mA, LV to GND, 0°C ≤ TA ≤ +70°C | 3 | ||
| Power Efficiency | PEFF | 96 | 98 | % | RL = 5 kΩ, Boost Pin Open | 3 | |
| Power Efficiency | PEFF | 95 | 98 | % | TMIN ≤ TA ≤ TMAX; Boost Pin Open | 3 | |
| Power Efficiency | PEFF | 88 | % | Boost Pin = V+ | 3 | ||
| Voltage Conversion Efficiency | VOUTEFF | 99 | 99.9 | % | RL = | 4 | |
| Oscillator Frequency | fOSC | 10 | kHz | Pin 7 open, Pin 1 open or GND | 3 | ||
| Oscillator Frequency | fOSC | 45 | kHz | Boost Pin = V+ | 3 | ||
| Oscillator Impedance | ZOSC | 1 | MΩ | V+ = 2V | 4 | ||
| Oscillator Impedance | ZOSC | 100 | kΩ | V+ = 5V | 4 | ||
| Operating Temperature Range | TA | 0 | 70 | °C | C suffix | 4 | |
| Storage Temperature Range | TA | -65 | 150 | °C | 4 | ||
| Thermal Resistance, 8LD SOIC | θJA | 148.5 | °C/W | 4 |
CAD (KiCad official)
- Symbol:
TC7660SCOA - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tc7660scoa-etched.step/tc7660scoa-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tc7660scoa.step/tc7660scoa.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (24 pp, sha256
3fcf786534a9ed95, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).