main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers tc7660eoa713: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json tc7660eoa713: specified limits as data (metadata.characteristics, 18 rows from the datasheet) · Ray 26d ago
README.md tc7660eoa713: specified limits as data (metadata.characteristics, 18 rows from the datasheet) · Ray 26d ago
tc7660eoa713-etched.glb tc7660eoa713: factory component page (tier=lcsc) · Ray 1mo ago
tc7660eoa713-etched.step tc7660eoa713: factory component page (tier=lcsc) · Ray 1mo ago
tc7660eoa713-hero.glb tc7660eoa713: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
tc7660eoa713-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
tc7660eoa713.glb Publish 0.1.0 · Ray 1mo ago
tc7660eoa713.kicad_mod Publish 0.1.0 · Ray 1mo ago
tc7660eoa713.kicad_sym Publish 0.1.0 · Ray 1mo ago
tc7660eoa713.lbr Publish 0.1.0 · Ray 1mo ago
tc7660eoa713.step Publish 0.1.0 · Ray 1mo ago

TC7660EOA713

Microchip Tech · DC-DC Converters · SOIC-8

TC7660EOA713 from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connection; the pin has no electrical function and is left unconnected.
2 CAP+ passive Positive terminal of the charge pump (flying) capacitor; a low ESR capacitor is recommended, and larger values lower the output resistance.
3 GND power_in Input and output zero-volt reference; it must be connected to the LV pin for supply voltages below 3.5V.
4 CAP- passive Negative terminal of the charge pump (flying) capacitor; proper orientation is imperative when using a polarized capacitor.
5 VOUT power_out Negative output voltage connection for the charge pump output capacitor; a low ESR capacitor is recommended, and larger values lower the output ripple.
6 LV input Low voltage pin that ensures proper oscillator operation for input voltages below 3.5V; it must be connected to GND for V+ below 3.5V and otherwise left floating.
7 OSC input Oscillator control input used to slow down or speed up the oscillator (nominal 10 kHz); an external capacitor to GND slows it down.
8 V+ power_in Positive power supply input, rated +1.5V to +10V, recommended to be bypassed to GND with a low ESR capacitor.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage 10.5 V 2
LV and OSC Inputs Voltage -0.3 V V+ < 5.5V, referenced to VSS 2
Current into LV 20 µA V+ > 3.5V 2
Storage Temperature Range -65 160 °C 2
ESD Protection on all pins (HBM) 3 kV HBM, all pins 2
Maximum Junction Temperature 150 °C 2
Operating Temperature Range (E Suffix) -40 85 °C E Suffix 2
Supply Current I+ 80 180 µA RL = (infinity symbol lost in extraction) 2
Supply Voltage Range, High V+H 3 10 V Min TAMax, RL = 10 k, LV Open 2
Supply Voltage Range, Low V+L 1.5 3.5 V Min TAMax, RL = 10 k, LV to GND 2
Output Source Resistance (25°C) ROUT 70 100 Ω IOUT=20 mA, TA = +25°C 2
Output Source Resistance (E and I device) ROUT 130 Ω IOUT=20 mA, TA ≤ +85°C (E and I Device) 2
Output Source Resistance (0°C to +70°C) ROUT 150 300 Ω V+ = 2V, IOUT = 3 mA, LV to GND, 0°C ≤ TA ≤ +70°C 2
Oscillator Frequency fOSC 10 kHz Pin 7 open 2
Power Efficiency PEFF 95 98 % RL = 5 k 2
Voltage Conversion Efficiency VOUTEFF 97 99.9 % RL = (symbol lost in extraction) 2
Oscillator Impedance (V+ = 2V) ZOSC 1 MΩ V+ = 2V 2
Oscillator Impedance (V+ = 5V) ZOSC 100 kΩ V+ = 5V 2

CAD (KiCad official)

  • Symbol: TC7660EOA713
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tc7660eoa713-etched.step / tc7660eoa713-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tc7660eoa713.step / tc7660eoa713.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (20 pp, sha256 6002a8cdc2b164f1, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF