component

TC74VHC14F

Public Made by Adom

by adom

TOSHIBA Inverters, SOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogictc74vhc14ffactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers tc74vhc14f: viewers · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago
tc74vhc14f-etched.glb Publish 0.1.0 · Ray 5d ago
tc74vhc14f-etched.step tc74vhc14f: factory component page (tier=lcsc) · Ray 5d ago
tc74vhc14f-hero.glb tc74vhc14f: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
tc74vhc14f-hero.overlay.json Publish 0.1.0 · Ray 5d ago
tc74vhc14f.glb Publish 0.1.0 · Ray 5d ago
tc74vhc14f.kicad_mod Publish 0.1.0 · Ray 5d ago
tc74vhc14f.kicad_sym Publish 0.1.0 · Ray 5d ago
tc74vhc14f.lbr Publish 0.1.0 · Ray 5d ago
tc74vhc14f.step Publish 0.1.0 · Ray 5d ago

TC74VHC14F

TOSHIBA · Inverters · SOP-14

TC74VHC14F from TOSHIBA, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Schmitt-trigger input of inverter gate 1; 0 to 5.5 V may be applied regardless of VCC (power-down input protection).
2 1Y output Output of inverter gate 1 (Y = NOT A); output voltage range is 0 to VCC with ±25 mA maximum DC output current.
3 2A input Schmitt-trigger input of inverter gate 2; 0 to 5.5 V may be applied regardless of VCC (power-down input protection).
4 2Y output Output of inverter gate 2 (Y = NOT A); output voltage range is 0 to VCC with ±25 mA maximum DC output current.
5 3A input Schmitt-trigger input of inverter gate 3; 0 to 5.5 V may be applied regardless of VCC (power-down input protection).
6 3Y output Output of inverter gate 3 (Y = NOT A); output voltage range is 0 to VCC with ±25 mA maximum DC output current.
7 GND power_in Ground reference (0 V) for the device.
8 4Y output Output of inverter gate 4 (Y = NOT A); output voltage range is 0 to VCC with ±25 mA maximum DC output current.
9 4A input Schmitt-trigger input of inverter gate 4; 0 to 5.5 V may be applied regardless of VCC (power-down input protection).
10 5Y output Output of inverter gate 5 (Y = NOT A); output voltage range is 0 to VCC with ±25 mA maximum DC output current.
11 5A input Schmitt-trigger input of inverter gate 5; 0 to 5.5 V may be applied regardless of VCC (power-down input protection).
12 6Y output Output of inverter gate 6 (Y = NOT A); output voltage range is 0 to VCC with ±25 mA maximum DC output current.
13 6A input Schmitt-trigger input of inverter gate 6; 0 to 5.5 V may be applied regardless of VCC (power-down input protection).
14 VCC power_in Positive supply; operating range 2.0 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package SOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range VCC -0.5 7 V 2
DC input voltage VIN -0.5 7 V 2
DC output voltage VOUT -0.5 V Upper limit printed as VCC + 0.5 V 2
Input diode current IIK -20 mA 2
Output diode current IOK -20 20 mA 2
DC output current IOUT -25 25 mA 2
DC VCC/ground current ICC -50 50 mA 2
Power dissipation PD 180 mW 2
Storage temperature Tstg -65 150 °C 2
Supply voltage VCC 2 5.5 V 3
Input voltage VIN 0 5.5 V 3
Output voltage VOUT 0 V Upper limit printed as VCC 3
Operating temperature Topr -40 85 °C 3
Positive threshold voltage VP 2.2 V VCC = 3.0 V, Ta = −40 to 85°C 3
Positive threshold voltage VP 3.15 V VCC = 4.5 V, Ta = −40 to 85°C 3
Positive threshold voltage VP 3.85 V VCC = 5.5 V, Ta = −40 to 85°C 3
Negative threshold voltage VN 0.9 V VCC = 3.0 V, Ta = −40 to 85°C 3
Negative threshold voltage VN 1.35 V VCC = 4.5 V, Ta = −40 to 85°C 3
Negative threshold voltage VN 1.65 V VCC = 5.5 V, Ta = −40 to 85°C 3
Hysteresis voltage VH 0.3 1.2 V VCC = 3.0 V, Ta = −40 to 85°C 3
Hysteresis voltage VH 0.4 1.4 V VCC = 4.5 V, Ta = −40 to 85°C 3
Hysteresis voltage VH 0.5 1.6 V VCC = 5.5 V, Ta = −40 to 85°C 3
High-level output voltage VOH 1.9 V VIN = VIL, IOH = −50 μA, VCC = 2.0 V, Ta = −40 to 85°C 3
High-level output voltage VOH 2.9 V VIN = VIL, IOH = −50 μA, VCC = 3.0 V, Ta = −40 to 85°C 3
High-level output voltage VOH 4.4 V VIN = VIL, IOH = −50 μA, VCC = 4.5 V, Ta = −40 to 85°C 3
High-level output voltage VOH 2.48 V VIN = VIL, IOH = −4 mA, VCC = 3.0 V, Ta = −40 to 85°C 3
High-level output voltage VOH 3.8 V VIN = VIL, IOH = −8 mA, VCC = 4.5 V, Ta = −40 to 85°C 3
Low-level output voltage VOL 0.1 V VIN = VIH, IOL = 50 μA, VCC = 2.0 V, Ta = −40 to 85°C 3
Low-level output voltage VOL 0.44 V VIN = VIH, IOL = 4 mA, VCC = 3.0 V, Ta = −40 to 85°C 3
Input leakage current IIN -1 1 μA VIN = 5.5 V or GND, VCC = 0 to 5.5 V, Ta = −40 to 85°C 3
Quiescent supply current ICC 20 μA VIN = VCC or GND, VCC = 5.5 V, Ta = −40 to 85°C 3
High-level output voltage VOH 2.58 V VIN = VIL, IOH = −4 mA, VCC = 3.0 V, Ta = 25°C 3
High-level output voltage VOH 3.94 V VIN = VIL, IOH = −8 mA, VCC = 4.5 V, Ta = 25°C 3
Low-level output voltage VOL 0.36 V VIN = VIH, IOL = 4 mA, VCC = 3.0 V, Ta = 25°C 3
Input leakage current IIN -0.1 0.1 μA VIN = 5.5 V or GND, VCC = 0 to 5.5 V, Ta = 25°C 3
Quiescent supply current ICC 2 μA VIN = VCC or GND, VCC = 5.5 V, Ta = 25°C 3
Propagation delay time tpLH, tpHL 1 15 ns VCC = 3.3 ± 0.3 V, CL = 15 pF, Ta = −40 to 85°C 4
Propagation delay time tpLH, tpHL 1 18.5 ns VCC = 3.3 ± 0.3 V, CL = 50 pF, Ta = −40 to 85°C 4
Propagation delay time tpLH, tpHL 1 10 ns VCC = 5.0 ± 0.5 V, CL = 15 pF, Ta = −40 to 85°C 4
Propagation delay time tpLH, tpHL 1 12 ns VCC = 5.0 ± 0.5 V, CL = 50 pF, Ta = −40 to 85°C 4
Propagation delay time tpLH, tpHL 8.3 12.8 ns VCC = 3.3 ± 0.3 V, CL = 15 pF, Ta = 25°C 4
Propagation delay time tpLH, tpHL 10.8 16.3 ns VCC = 3.3 ± 0.3 V, CL = 50 pF, Ta = 25°C 4
Propagation delay time tpLH, tpHL 5.5 8.6 ns VCC = 5.0 ± 0.5 V, CL = 15 pF, Ta = 25°C 4
Propagation delay time tpLH, tpHL 7 10.6 ns VCC = 5.0 ± 0.5 V, CL = 50 pF, Ta = 25°C 4
Input capacitance CIN 4 10 pF Ta = 25°C 4
Quiet output maximum dynamic VOL VOLP 0.4 0.8 V CL = 50 pF, VCC = 5.0 V, Ta = 25°C 4
Quiet output minimum dynamic VOL VOLV -0.8 -0.4 V CL = 50 pF, VCC = 5.0 V, Ta = 25°C 4
Minimum high level dynamic input voltage VIHD 3.5 V CL = 50 pF, VCC = 5.0 V, Ta = 25°C 4
Maximum low level dynamic input voltage VILD 1.5 V CL = 50 pF, VCC = 5.0 V, Ta = 25°C 4

CAD (KiCad official)

  • Symbol: TC74VHC14F
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: tc74vhc14f-etched.step / tc74vhc14f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tc74vhc14f.step / tc74vhc14f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (7 pp, sha256 b8e8a33d1895ed92, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF