main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4d ago
viewers tc74hc573apf: viewers · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Publish 0.1.0 · Ray 4d ago
tc74hc573apf-etched.glb Publish 0.1.0 · Ray 4d ago
tc74hc573apf-etched.step tc74hc573apf: factory component page (tier=mfr) · Ray 4d ago
tc74hc573apf-hero.glb tc74hc573apf: hero GLB from the etched model (keeps the MPN mark) · Ray 4d ago
tc74hc573apf-hero.overlay.json Publish 0.1.0 · Ray 4d ago
tc74hc573apf.glb Publish 0.1.0 · Ray 4d ago
tc74hc573apf.kicad_mod Publish 0.1.0 · Ray 4d ago
tc74hc573apf.kicad_sym Publish 0.1.0 · Ray 4d ago
tc74hc573apf.lbr Publish 0.1.0 · Ray 4d ago
tc74hc573apf.step Publish 0.1.0 · Ray 4d ago

TC74HC573APF

TOSHIBA · Latches · DIP-20

TC74HC573APF from TOSHIBA, in a DIP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input Active-low output enable input; when high the eight Q outputs are in a high-impedance state.
2 D0 input Data input 0 to the D-type latch; unused inputs must be tied to VCC or GND.
3 D1 input Data input 1 to the D-type latch; unused inputs must be tied to VCC or GND.
4 D2 input Data input 2 to the D-type latch; unused inputs must be tied to VCC or GND.
5 D3 input Data input 3 to the D-type latch; unused inputs must be tied to VCC or GND.
6 D4 input Data input 4 to the D-type latch; unused inputs must be tied to VCC or GND.
7 D5 input Data input 5 to the D-type latch; unused inputs must be tied to VCC or GND.
8 D6 input Data input 6 to the D-type latch; unused inputs must be tied to VCC or GND.
9 D7 input Data input 7 to the D-type latch; unused inputs must be tied to VCC or GND.
10 GND power_in Ground (0 V) supply pin.
11 LE input Latch enable input; Q follows D while high and outputs are latched when LE goes low.
12 Q7 tri_state 3-state latch output 7 with
13 Q6 tri_state 3-state latch output 6 with
14 Q5 tri_state 3-state latch output 5 with
15 Q4 tri_state 3-state latch output 4 with
16 Q3 tri_state 3-state latch output 3 with
17 Q2 tri_state 3-state latch output 2 with
18 Q1 tri_state 3-state latch output 1 with
19 Q0 tri_state 3-state latch output 0 with
20 VCC power_in Positive supply pin; operating range 2 to 6 V, absolute maximum -0.5 to 7 V.

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package DIP-20
Category Logic ICs
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range VCC -0.5 7 V 3
DC input voltage VIN -0.5 V -0.5 to VCC + 0.5 3
DC output voltage VOUT -0.5 V -0.5 to VCC + 0.5 3
Input diode current IIK -20 20 mA 3
Output diode current IOK -20 20 mA 3
DC output current IOUT -35 35 mA 3
DC VCC/ground current ICC -75 75 mA 3
Power dissipation (DIP) PD 500 mW DIP; 500 mW at Ta = -40 to 65°C, derate -10 mW/°C from 65 to 85°C until 300 mW 3
Storage temperature Tstg -65 150 °C 3
Supply voltage VCC 2 6 V 3
Input voltage VIN 0 V 0 to VCC 3
Output voltage VOUT 0 V 0 to VCC 3
Operating temperature Topr -40 85 °C 3
Input rise and fall time tr, tf 0 1000 ns VCC = 2.0 V 3
Input rise and fall time tr, tf 0 500 ns VCC = 4.5 V 3
Input rise and fall time tr, tf 0 400 ns VCC = 6.0 V 3
High-level input voltage VIH 1.5 V VCC = 2.0 V, Ta = 25°C 4
High-level input voltage VIH 3.15 V VCC = 4.5 V, Ta = 25°C 4
High-level input voltage VIH 4.2 V VCC = 6.0 V, Ta = 25°C 4
Low-level input voltage VIL 0.5 V VCC = 2.0 V, Ta = 25°C 4
Low-level input voltage VIL 1.35 V VCC = 4.5 V, Ta = 25°C 4
Low-level input voltage VIL 1.8 V VCC = 6.0 V, Ta = 25°C 4
High-level output voltage VOH 1.9 2 V VIN = VIH or VIL, IOH = -20 μA, VCC = 2.0 V, Ta = 25°C 4
High-level output voltage VOH 4.4 4.5 V VIN = VIH or VIL, IOH = -20 μA, VCC = 4.5 V, Ta = 25°C 4
High-level output voltage VOH 5.9 6 V VIN = VIH or VIL, IOH = -20 μA, VCC = 6.0 V, Ta = 25°C 4
High-level output voltage VOH 1.9 V VIN = VIH or VIL, IOH = -20 μA, VCC = 2.0 V, Ta = -40 to 85°C 4
High-level output voltage VOH 4.4 V VIN = VIH or VIL, IOH = -20 μA, VCC = 4.5 V, Ta = -40 to 85°C 4
High-level output voltage VOH 5.9 V VIN = VIH or VIL, IOH = -20 μA, VCC = 6.0 V, Ta = -40 to 85°C 4
High-level output voltage VOH 4.18 4.31 V VIN = VIH or VIL, IOH = -6 mA, VCC = 4.5 V, Ta = 25°C 4
High-level output voltage VOH 5.68 5.8 V VIN = VIH or VIL, IOH = -7.8 mA, VCC = 6.0 V, Ta = 25°C 4
High-level output voltage VOH 4.13 V VIN = VIH or VIL, IOH = -6 mA, VCC = 4.5 V, Ta = -40 to 85°C 4
High-level output voltage VOH 5.63 V VIN = VIH or VIL, IOH = -7.8 mA, VCC = 6.0 V, Ta = -40 to 85°C 4
Low-level output voltage VOL 0 0.1 V VIN = VIH or VIL, IOL = 20 μA, VCC = 2.0 V, Ta = 25°C 4
Low-level output voltage VOL 0.1 V VIN = VIH or VIL, IOL = 20 μA, VCC = 2.0 V, Ta = -40 to 85°C 4
Low-level output voltage VOL 0.17 0.26 V VIN = VIH or VIL, IOL = 6 mA, VCC = 4.5 V, Ta = 25°C 4
Low-level output voltage VOL 0.18 0.26 V VIN = VIH or VIL, IOL = 7.8 mA, VCC = 6.0 V, Ta = 25°C 4
Low-level output voltage VOL 0.33 V VIN = VIH or VIL, IOL = 6 mA, VCC = 4.5 V, Ta = -40 to 85°C 4
3-state output off-state current IOZ -0.5 0.5 μA VIN = VIH or VIL, VOUT = VCC or GND, VCC = 6.0 V, Ta = 25°C 4
3-state output off-state current IOZ -5 5 μA VIN = VIH or VIL, VOUT = VCC or GND, VCC = 6.0 V, Ta = -40 to 85°C 4
Input leakage current IIN -0.1 0.1 μA VIN = VCC or GND, VCC = 6.0 V, Ta = 25°C 4
Input leakage current IIN -1 1 μA VIN = VCC or GND, VCC = 6.0 V, Ta = -40 to 85°C 4
Quiescent supply current ICC 4 μA VIN = VCC or GND, VCC = 6.0 V, Ta = 25°C 4
Quiescent supply current ICC 40 μA VIN = VCC or GND, VCC = 6.0 V, Ta = -40 to 85°C 4
Input capacitance CIN 5 10 pF Ta = 25°C 5
Input capacitance CIN 10 pF Ta = -40 to 85°C 5
Propagation delay time (LE-Q) tpLH, tpHL 15 23 ns CL = 50 pF, VCC = 4.5 V, Ta = 25°C 5
Propagation delay time (D-Q) tpLH, tpHL 14 22 ns CL = 50 pF, VCC = 4.5 V, Ta = 25°C 5
Minimum pulse width (LE) tW (H) 15 ns VCC = 4.5 V, Ta = 25°C, limit 4
Minimum set-up time (data) ts 10 ns VCC = 4.5 V, Ta = 25°C, limit 4

CAD (KiCad official)

  • Symbol: TC74HC573APF
  • Footprint: Package_DIP:DIP-20_W7.62mm
  • 3D model: DIP-20 (KiCad packages3D, STEP)
  • 3D model files: tc74hc573apf-etched.step / tc74hc573apf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tc74hc573apf.step / tc74hc573apf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (8 pp, sha256 2996660ac57d2e77, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF