main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5h ago
viewers tc74hc151af: viewers · Ray 5h ago
package.json Publish 0.1.0 · Ray 5h ago
page.json Set visibility: public · Ray 5h ago
README.md Publish 0.1.0 · Ray 5h ago
tc74hc151af-etched.glb Publish 0.1.0 · Ray 5h ago
tc74hc151af-etched.step tc74hc151af: factory component page (tier=lcsc) · Ray 5h ago
tc74hc151af-hero.glb tc74hc151af: hero GLB from the etched model (keeps the MPN mark) · Ray 5h ago
tc74hc151af-hero.overlay.json Publish 0.1.0 · Ray 5h ago
tc74hc151af.glb Publish 0.1.0 · Ray 5h ago
tc74hc151af.kicad_mod Publish 0.1.0 · Ray 5h ago
tc74hc151af.kicad_sym Publish 0.1.0 · Ray 5h ago
tc74hc151af.lbr Publish 0.1.0 · Ray 5h ago
tc74hc151af.step Publish 0.1.0 · Ray 5h ago

TC74HC151AF

TOSHIBA · Signal Switches, Multiplexers, Decoders · SOP-16

TC74HC151AF from TOSHIBA, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D3 input Data input 3, selected when address C B A = L H H.
2 D2 input Data input 2, selected when address C B A = L H L.
3 D1 input Data input 1, selected when address C B A = L L H.
4 D0 input Data input 0, selected when address C B A = L L L.
5 Y output Non-inverting output that follows the selected data input when strobe is low and is forced low when strobe is high.
6 W output Inverting output that carries the complement of the selected data when strobe is low and is forced high when strobe is high.
7 ST input Active-low strobe input; low transfers the selected data to the outputs, high sets Y low and W high regardless of data or select inputs.
8 GND power_in Ground (0 V) supply pin.
9 C input Address select input C, the most significant of the three-bit address (A, B, C); unused inputs must be tied to VCC or GND.
10 B input Address select input B of the three-bit address (A, B, C); unused inputs must be tied to VCC or GND.
11 A input Address select input A, the least significant of the three-bit address (A, B, C); unused inputs must be tied to VCC or GND.
12 D7 input Data input 7, selected when address C B A = H H H.
13 D6 input Data input 6, selected when address C B A = H H L.
14 D5 input Data input 5, selected when address C B A = H L H.
15 D4 input Data input 4, selected when address C B A = H L L.
16 VCC power_in Positive supply voltage, operating range 2 to 6 V (absolute maximum -0.5 to 7 V).

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package SOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 7 V 3
DC input voltage VIN -0.5 V 3
DC output voltage VOUT -0.5 V 3
Input diode current IIK -20 20 mA 3
Output diode current IOK -20 20 mA 3
DC output current IOUT -25 25 mA 3
DC VCC/ground current ICC -50 50 mA 3
Power dissipation (SOP package) PD 180 mW SOP package (AF) 3
Storage temperature Tstg -65 150 °C 3
Supply voltage VCC 2 6 V 4
Input voltage VIN 0 V 4
Output voltage VOUT 0 V 4
Operating temperature Topr -40 85 °C 4
Input rise and fall time tr, tf 0 1000 ns VCC = 2.0 V 4
Input rise and fall time tr, tf 0 500 ns VCC = 4.5 V 4
Input rise and fall time tr, tf 0 400 ns VCC = 6.0 V 4
High-level input voltage VIH 1.5 V VCC = 2.0 V, Ta = −40 to 85°C 4
High-level input voltage VIH 3.15 V VCC = 4.5 V, Ta = −40 to 85°C 4
High-level input voltage VIH 4.2 V VCC = 6.0 V, Ta = −40 to 85°C 4
Low-level input voltage VIL 0.5 V VCC = 2.0 V, Ta = −40 to 85°C 4
Low-level input voltage VIL 1.35 V VCC = 4.5 V, Ta = −40 to 85°C 4
Low-level input voltage VIL 1.8 V VCC = 6.0 V, Ta = −40 to 85°C 4
High-level output voltage VOH 1.9 V VIN = VIH or VIL, IOH = −20 μA, VCC = 2.0 V, Ta = −40 to 85°C 4
High-level output voltage VOH 4.4 V VIN = VIH or VIL, IOH = −20 μA, VCC = 4.5 V, Ta = −40 to 85°C 4
High-level output voltage VOH 5.9 V VIN = VIH or VIL, IOH = −20 μA, VCC = 6.0 V, Ta = −40 to 85°C 4
High-level output voltage VOH 4.13 V VIN = VIH or VIL, IOH = −4 mA, VCC = 4.5 V, Ta = −40 to 85°C 4
High-level output voltage VOH 5.63 V VIN = VIH or VIL, IOH = −5.2 mA, VCC = 6.0 V, Ta = −40 to 85°C 4
Low-level output voltage VOL 0.1 V VIN = VIH or VIL, IOL = 20 μA, VCC = 2.0 V, Ta = −40 to 85°C 4
Low-level output voltage VOL 0.33 V VIN = VIH or VIL, IOL = 4 mA, VCC = 4.5 V, Ta = −40 to 85°C 4
Input leakage current IIN -1 1 μA VIN = VCC or GND, VCC = 6.0 V, Ta = −40 to 85°C 4
Quiescent supply current ICC 40 μA VIN = VCC or GND, VCC = 6.0 V, Ta = −40 to 85°C 4
Output transition time tTLH, tTHL 95 ns CL = 50 pF, VCC = 2.0 V, Ta = −40 to 85°C 6
Output transition time tTLH, tTHL 19 ns CL = 50 pF, VCC = 4.5 V, Ta = −40 to 85°C 6
Output transition time tTLH, tTHL 16 ns CL = 50 pF, VCC = 6.0 V, Ta = −40 to 85°C 6
Propagation delay time (D-Y) tpLH, tpHL 175 ns CL = 50 pF, VCC = 2.0 V, Ta = −40 to 85°C 6
Propagation delay time (D-Y) tpLH, tpHL 35 ns CL = 50 pF, VCC = 4.5 V, Ta = −40 to 85°C 6
Propagation delay time (D-Y) tpLH, tpHL 30 ns CL = 50 pF, VCC = 6.0 V, Ta = −40 to 85°C 6
Propagation delay time (D-W) tpLH, tpHL 175 ns CL = 50 pF, VCC = 2.0 V, Ta = −40 to 85°C 6
Propagation delay time (D-W) tpLH, tpHL 35 ns CL = 50 pF, VCC = 4.5 V, Ta = −40 to 85°C 6
Propagation delay time (D-W) tpLH, tpHL 30 ns CL = 50 pF, VCC = 6.0 V, Ta = −40 to 85°C 6
Propagation delay time (ST-Y) tpLH, tpHL 125 ns CL = 50 pF, VCC = 2.0 V, Ta = −40 to 85°C 6
Propagation delay time (ST-Y) tpLH, tpHL 25 ns CL = 50 pF, VCC = 4.5 V, Ta = −40 to 85°C 6
Propagation delay time (ST-Y) tpLH, tpHL 21 ns CL = 50 pF, VCC = 6.0 V, Ta = −40 to 85°C 6
Propagation delay time (ST-W) tpLH, tpHL 125 ns CL = 50 pF, VCC = 2.0 V, Ta = −40 to 85°C 6
Propagation delay time (ST-W) tpLH, tpHL 25 ns CL = 50 pF, VCC = 4.5 V, Ta = −40 to 85°C 6
Propagation delay time (ST-W) tpLH, tpHL 21 ns CL = 50 pF, VCC = 6.0 V, Ta = −40 to 85°C 6
Propagation delay time (A, B, C-Y) tpLH, tpHL 225 ns CL = 50 pF, VCC = 2.0 V, Ta = −40 to 85°C 6
Propagation delay time (A, B, C-Y) tpLH, tpHL 45 ns CL = 50 pF, VCC = 4.5 V, Ta = −40 to 85°C 6
Propagation delay time (A, B, C-Y) tpLH, tpHL 38 ns CL = 50 pF, VCC = 6.0 V, Ta = −40 to 85°C 6
Propagation delay time (A, B, C-W) tpLH, tpHL 225 ns CL = 50 pF, VCC = 2.0 V, Ta = −40 to 85°C 6
Propagation delay time (A, B, C-W) tpLH, tpHL 45 ns CL = 50 pF, VCC = 4.5 V, Ta = −40 to 85°C 6
Propagation delay time (A, B, C-W) tpLH, tpHL 38 ns CL = 50 pF, VCC = 6.0 V, Ta = −40 to 85°C 6
Input capacitance CIN 5 10 pF typ at Ta = 25°C 6

CAD (KiCad official)

  • Symbol: TC74HC151AF
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: tc74hc151af-etched.step / tc74hc151af-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tc74hc151af.step / tc74hc151af.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (9 pp, sha256 fb16d5810ef91e0d, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF