Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TC74HC123AF

TOSHIBA · Monostable Multivibrators · SOP-16

TC74HC123AF from TOSHIBA, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A_N input Schmitt-trigger negative-edge trigger input A for circuit 1; VIH min 1.5/3.15/4.20 V, VIL max 0.50/1.35/1.80 V at VCC = 2/4.5/6 V.
2 1B input Schmitt-trigger positive-edge trigger input B for circuit 1; VIH min 1.5/3.15/4.20 V, VIL max 0.50/1.35/1.80 V at VCC = 2/4.5/6 V.
3 1CLR_N input Active-low clear (reset) input for circuit 1; holds Q low when asserted; tr/tf ≤ 1000/500/400 ns at VCC = 2/4.5/6 V.
4 1Q_N output Complementary monostable output for circuit 1; VOH ≥ 4.13 V, VOL ≤ 0.33 V at IOH/IOL = 4 mA, VCC = 4.5 V.
5 2Q output True monostable output for circuit 2; VOH ≥ 4.13 V, VOL ≤ 0.33 V at IOH/IOL = 4 mA, VCC = 4.5 V.
6 2Cx passive External timing capacitor (Cx) connection for circuit 2; capacitor between this pin and GND sets pulse width twOUT = 1.0 × Cx × Rx.
7 2Rx_Cx passive External resistor/capacitor timing node for circuit 2; Rx ≥ 5 kΩ at VCC = 2 V, ≥ 1 kΩ at VCC ≥ 3 V; off-state leakage ±1.0 μA max.
8 GND power_in Ground reference; DC VCC/GND current ±50 mA absolute maximum.
9 2A_N input Schmitt-trigger negative-edge trigger input A for circuit 2; VIH min 1.5/3.15/4.20 V, VIL max 0.50/1.35/1.80 V at VCC = 2/4.5/6 V.
10 2B input Schmitt-trigger positive-edge trigger input B for circuit 2; VIH min 1.5/3.15/4.20 V, VIL max 0.50/1.35/1.80 V at VCC = 2/4.5/6 V.
11 2CLR_N input Active-low clear (reset) input for circuit 2; holds Q low when asserted; tr/tf ≤ 1000/500/400 ns at VCC = 2/4.5/6 V.
12 2Q_N output Complementary monostable output for circuit 2; VOH ≥ 4.13 V, VOL ≤ 0.33 V at IOH/IOL = 4 mA, VCC = 4.5 V.
13 1Q output True monostable output for circuit 1; VOH ≥ 4.13 V, VOL ≤ 0.33 V at IOH/IOL = 4 mA, VCC = 4.5 V.
14 1Cx passive External timing capacitor (Cx) connection for circuit 1; capacitor between this pin and GND sets pulse width twOUT = 1.0 × Cx × Rx.
15 1Rx_Cx passive External resistor/capacitor timing node for circuit 1; Rx ≥ 5 kΩ at VCC = 2 V, ≥ 1 kΩ at VCC ≥ 3 V; off-state leakage ±1.0 μA max.
16 VCC power_in Positive supply voltage; operating range 2 to 6 V, absolute maximum 7 V; quiescent ICC ≤ 40 μA, active ICC' ≤ 1300 μA at VCC = 6 V.

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package SOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: TC74HC123AF
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: tc74hc123af-etched.step / tc74hc123af-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tc74hc123af.step / tc74hc123af.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (13 pp, sha256 c52e6521ca081831, retrieved 2026-09-29, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF