component
TC74HC00AF
Public Made by Adomby adom
TOSHIBA Logic Gates, SOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
TC74HC00AF
TOSHIBA · Logic Gates · SOP-14
TC74HC00AF from TOSHIBA, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Gate 1 input A; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 2 | 1B | input | Gate 1 input B; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 3 | 1Y | output | Gate 1 NAND output, drives 10 LSTTL loads with |
| 4 | 2A | input | Gate 2 input A; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 5 | 2B | input | Gate 2 input B; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 6 | 2Y | output | Gate 2 NAND output, drives 10 LSTTL loads with |
| 7 | GND | power_in | Ground pin (0 V); DC VCC/ground current limit is ±50 mA. |
| 8 | 3Y | output | Gate 3 NAND output, drives 10 LSTTL loads with |
| 9 | 3A | input | Gate 3 input A; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 10 | 3B | input | Gate 3 input B; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 11 | 4Y | output | Gate 4 NAND output, drives 10 LSTTL loads with |
| 12 | 4A | input | Gate 4 input A; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 13 | 4B | input | Gate 4 input B; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 14 | VCC | power_in | Positive supply, operating range 2 to 6 V, absolute maximum -0.5 to 7 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TOSHIBA |
| Package | SOP-14 |
| Category | Logic |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage range | VCC | -0.5 | 7 | V | 2 | ||
| DC input voltage (−0.5 to VCC + 0.5) | VIN | -0.5 | V | 2 | |||
| DC output voltage (−0.5 to VCC + 0.5) | VOUT | -0.5 | V | 2 | |||
| Input diode current | IIK | -20 | 20 | mA | 2 | ||
| Output diode current | IOK | -20 | 20 | mA | 2 | ||
| DC output current | IOUT | -25 | 25 | mA | 2 | ||
| DC VCC/ground current | ICC | -50 | 50 | mA | 2 | ||
| Power dissipation | PD | 180 | mW | SOP package | 2 | ||
| Storage temperature | Tstg | -65 | 150 | °C | 2 | ||
| Supply voltage | VCC | 2 | 6 | V | 2 | ||
| Input voltage (0 to VCC) | VIN | 0 | V | 2 | |||
| Output voltage (0 to VCC) | VOUT | 0 | V | 2 | |||
| Operating temperature | Topr | -40 | 85 | °C | 2 | ||
| Input rise and fall time | tr, tf | 0 | 1000 | ns | VCC = 2.0 V | 2 | |
| Input rise and fall time | tr, tf | 0 | 500 | ns | VCC = 4.5 V | 2 | |
| Input rise and fall time | tr, tf | 0 | 400 | ns | VCC = 6.0 V | 2 | |
| High-level input voltage | VIH | 1.5 | V | VCC = 2.0 V; Ta = −40 to 85°C | 3 | ||
| High-level input voltage | VIH | 3.15 | V | VCC = 4.5 V; Ta = −40 to 85°C | 3 | ||
| High-level input voltage | VIH | 4.2 | V | VCC = 6.0 V; Ta = −40 to 85°C | 3 | ||
| Low-level input voltage | VIL | 0.5 | V | VCC = 2.0 V; Ta = −40 to 85°C | 3 | ||
| Low-level input voltage | VIL | 1.35 | V | VCC = 4.5 V; Ta = −40 to 85°C | 3 | ||
| Low-level input voltage | VIL | 1.8 | V | VCC = 6.0 V; Ta = −40 to 85°C | 3 | ||
| High-level output voltage | VOH | 1.9 | V | VCC = 2.0 V; IOH = −20 μA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 | ||
| High-level output voltage | VOH | 4.4 | V | VCC = 4.5 V; IOH = −20 μA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 | ||
| High-level output voltage | VOH | 5.9 | V | VCC = 6.0 V; IOH = −20 μA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 | ||
| High-level output voltage | VOH | 4.13 | V | VCC = 4.5 V; IOH = −4 mA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 | ||
| High-level output voltage | VOH | 5.63 | V | VCC = 6.0 V; IOH = −5.2 mA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 | ||
| Low-level output voltage | VOL | 0.1 | V | VCC = 2.0 V; IOL = 20 μA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 | ||
| Low-level output voltage | VOL | 0.33 | V | VCC = 4.5 V; IOL = 4 mA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 | ||
| Input leakage current | IIN | -0.1 | 0.1 | μA | VCC = 6.0 V; VIN = VCC or GND; Ta = 25°C | 3 | |
| Input leakage current | IIN | -1 | 1 | μA | VCC = 6.0 V; VIN = VCC or GND; Ta = −40 to 85°C | 3 | |
| Quiescent supply current | ICC | 1 | μA | VCC = 6.0 V; VIN = VCC or GND; Ta = 25°C | 3 | ||
| Quiescent supply current | ICC | 10 | μA | VCC = 6.0 V; VIN = VCC or GND; Ta = −40 to 85°C | 3 | ||
| Output transition time | tTLH, tTHL | 4 | 8 | ns | CL = 15 pF, VCC = 5 V, Ta = 25°C, input tr = tf = 6 ns | 3 | |
| Propagation delay time | tpLH, tpHL | 6 | 12 | ns | CL = 15 pF, VCC = 5 V, Ta = 25°C, input tr = tf = 6 ns | 3 | |
| Output transition time | tTLH, tTHL | 25 | 75 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 2.0 V, Ta = 25°C | 4 | |
| Output transition time | tTLH, tTHL | 7 | 15 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 4.5 V, Ta = 25°C | 4 | |
| Output transition time | tTLH, tTHL | 6 | 13 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 6.0 V, Ta = 25°C | 4 | |
| Output transition time | tTLH, tTHL | 95 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 2.0 V, Ta = −40 to 85°C | 4 | ||
| Output transition time | tTLH, tTHL | 19 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 4.5 V, Ta = −40 to 85°C | 4 | ||
| Output transition time | tTLH, tTHL | 16 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 6.0 V, Ta = −40 to 85°C | 4 | ||
| Propagation delay time | tpLH, tpHL | 27 | 75 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 2.0 V, Ta = 25°C | 4 | |
| Propagation delay time | tpLH, tpHL | 9 | 15 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 4.5 V, Ta = 25°C | 4 | |
| Propagation delay time | tpLH, tpHL | 8 | 13 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 6.0 V, Ta = 25°C | 4 | |
| Propagation delay time | tpLH, tpHL | 95 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 2.0 V, Ta = −40 to 85°C | 4 | ||
| Propagation delay time | tpLH, tpHL | 19 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 4.5 V, Ta = −40 to 85°C | 4 | ||
| Propagation delay time | tpLH, tpHL | 16 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 6.0 V, Ta = −40 to 85°C | 4 | ||
| Input capacitance | CIN | 5 | 10 | pF | Ta = 25°C | 4 | |
| Input capacitance | CIN | 10 | pF | Ta = −40 to 85°C | 4 |
CAD (KiCad official)
- Symbol:
TC74HC00AF - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOP-14 (KiCad packages3D, STEP)
- 3D model files:
tc74hc00af-etched.step/tc74hc00af-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tc74hc00af.step/tc74hc00af.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: TOSHIBA datasheet (7 pp, sha256
0722a9c17ef6d969, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# TC74HC00AF
**TOSHIBA** · Logic Gates · SOP-14
TC74HC00AF from TOSHIBA, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Gate 1 input A; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 2 | 1B | input | Gate 1 input B; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 3 | 1Y | output | Gate 1 NAND output, drives 10 LSTTL loads with |IOH| = IOL = 4 mA (min). |
| 4 | 2A | input | Gate 2 input A; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 5 | 2B | input | Gate 2 input B; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 6 | 2Y | output | Gate 2 NAND output, drives 10 LSTTL loads with |IOH| = IOL = 4 mA (min). |
| 7 | GND | power_in | Ground pin (0 V); DC VCC/ground current limit is ±50 mA. |
| 8 | 3Y | output | Gate 3 NAND output, drives 10 LSTTL loads with |IOH| = IOL = 4 mA (min). |
| 9 | 3A | input | Gate 3 input A; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 10 | 3B | input | Gate 3 input B; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 11 | 4Y | output | Gate 4 NAND output, drives 10 LSTTL loads with |IOH| = IOL = 4 mA (min). |
| 12 | 4A | input | Gate 4 input A; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 13 | 4B | input | Gate 4 input B; unused inputs must be tied to VCC or GND, input voltage 0 to VCC. |
| 14 | VCC | power_in | Positive supply, operating range 2 to 6 V, absolute maximum -0.5 to 7 V. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TOSHIBA |
| Package | SOP-14 |
| Category | Logic |
| Pins | 14 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage range | VCC | -0.5 | | 7 | V | | 2 |
| DC input voltage (−0.5 to VCC + 0.5) | VIN | -0.5 | | | V | | 2 |
| DC output voltage (−0.5 to VCC + 0.5) | VOUT | -0.5 | | | V | | 2 |
| Input diode current | IIK | -20 | | 20 | mA | | 2 |
| Output diode current | IOK | -20 | | 20 | mA | | 2 |
| DC output current | IOUT | -25 | | 25 | mA | | 2 |
| DC VCC/ground current | ICC | -50 | | 50 | mA | | 2 |
| Power dissipation | PD | | | 180 | mW | SOP package | 2 |
| Storage temperature | Tstg | -65 | | 150 | °C | | 2 |
| Supply voltage | VCC | 2 | | 6 | V | | 2 |
| Input voltage (0 to VCC) | VIN | 0 | | | V | | 2 |
| Output voltage (0 to VCC) | VOUT | 0 | | | V | | 2 |
| Operating temperature | Topr | -40 | | 85 | °C | | 2 |
| Input rise and fall time | tr, tf | 0 | | 1000 | ns | VCC = 2.0 V | 2 |
| Input rise and fall time | tr, tf | 0 | | 500 | ns | VCC = 4.5 V | 2 |
| Input rise and fall time | tr, tf | 0 | | 400 | ns | VCC = 6.0 V | 2 |
| High-level input voltage | VIH | 1.5 | | | V | VCC = 2.0 V; Ta = −40 to 85°C | 3 |
| High-level input voltage | VIH | 3.15 | | | V | VCC = 4.5 V; Ta = −40 to 85°C | 3 |
| High-level input voltage | VIH | 4.2 | | | V | VCC = 6.0 V; Ta = −40 to 85°C | 3 |
| Low-level input voltage | VIL | | | 0.5 | V | VCC = 2.0 V; Ta = −40 to 85°C | 3 |
| Low-level input voltage | VIL | | | 1.35 | V | VCC = 4.5 V; Ta = −40 to 85°C | 3 |
| Low-level input voltage | VIL | | | 1.8 | V | VCC = 6.0 V; Ta = −40 to 85°C | 3 |
| High-level output voltage | VOH | 1.9 | | | V | VCC = 2.0 V; IOH = −20 μA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 |
| High-level output voltage | VOH | 4.4 | | | V | VCC = 4.5 V; IOH = −20 μA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 |
| High-level output voltage | VOH | 5.9 | | | V | VCC = 6.0 V; IOH = −20 μA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 |
| High-level output voltage | VOH | 4.13 | | | V | VCC = 4.5 V; IOH = −4 mA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 |
| High-level output voltage | VOH | 5.63 | | | V | VCC = 6.0 V; IOH = −5.2 mA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 |
| Low-level output voltage | VOL | | | 0.1 | V | VCC = 2.0 V; IOL = 20 μA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 |
| Low-level output voltage | VOL | | | 0.33 | V | VCC = 4.5 V; IOL = 4 mA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 |
| Input leakage current | IIN | -0.1 | | 0.1 | μA | VCC = 6.0 V; VIN = VCC or GND; Ta = 25°C | 3 |
| Input leakage current | IIN | -1 | | 1 | μA | VCC = 6.0 V; VIN = VCC or GND; Ta = −40 to 85°C | 3 |
| Quiescent supply current | ICC | | | 1 | μA | VCC = 6.0 V; VIN = VCC or GND; Ta = 25°C | 3 |
| Quiescent supply current | ICC | | | 10 | μA | VCC = 6.0 V; VIN = VCC or GND; Ta = −40 to 85°C | 3 |
| Output transition time | tTLH, tTHL | | 4 | 8 | ns | CL = 15 pF, VCC = 5 V, Ta = 25°C, input tr = tf = 6 ns | 3 |
| Propagation delay time | tpLH, tpHL | | 6 | 12 | ns | CL = 15 pF, VCC = 5 V, Ta = 25°C, input tr = tf = 6 ns | 3 |
| Output transition time | tTLH, tTHL | | 25 | 75 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 2.0 V, Ta = 25°C | 4 |
| Output transition time | tTLH, tTHL | | 7 | 15 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 4.5 V, Ta = 25°C | 4 |
| Output transition time | tTLH, tTHL | | 6 | 13 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 6.0 V, Ta = 25°C | 4 |
| Output transition time | tTLH, tTHL | | | 95 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 2.0 V, Ta = −40 to 85°C | 4 |
| Output transition time | tTLH, tTHL | | | 19 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 4.5 V, Ta = −40 to 85°C | 4 |
| Output transition time | tTLH, tTHL | | | 16 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 6.0 V, Ta = −40 to 85°C | 4 |
| Propagation delay time | tpLH, tpHL | | 27 | 75 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 2.0 V, Ta = 25°C | 4 |
| Propagation delay time | tpLH, tpHL | | 9 | 15 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 4.5 V, Ta = 25°C | 4 |
| Propagation delay time | tpLH, tpHL | | 8 | 13 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 6.0 V, Ta = 25°C | 4 |
| Propagation delay time | tpLH, tpHL | | | 95 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 2.0 V, Ta = −40 to 85°C | 4 |
| Propagation delay time | tpLH, tpHL | | | 19 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 4.5 V, Ta = −40 to 85°C | 4 |
| Propagation delay time | tpLH, tpHL | | | 16 | ns | CL = 50 pF, input tr = tf = 6 ns, VCC = 6.0 V, Ta = −40 to 85°C | 4 |
| Input capacitance | CIN | | 5 | 10 | pF | Ta = 25°C | 4 |
| Input capacitance | CIN | | | 10 | pF | Ta = −40 to 85°C | 4 |
## CAD (KiCad official)
- Symbol: `TC74HC00AF`
- Footprint: `Package_SO:SOIC-14_3.9x8.7mm_P1.27mm`
- 3D model: SOP-14 (KiCad packages3D, STEP)
- 3D model files: `tc74hc00af-etched.step` / `tc74hc00af-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tc74hc00af.step` / `tc74hc00af.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [TOSHIBA datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590904887473618944) (7 pp, sha256 `0722a9c17ef6d969`, retrieved 2026-10-18, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/tc74hc00af-datasheet.pdf)