component
TC642BEOA
Public Made by Adomby adom
Microchip Tech Brushless DC (BLDC) Motor Driver, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
TC642BEOA
Microchip Tech · Brushless DC (BLDC) Motor Driver · SOIC-8
TC642BEOA from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Analog input where the thermistor or other voltage-output temperature sensor connects; 1.20V to 2.60V (typical) drives 0% to 100% VOUT duty cycle. |
| 2 | CF | output | Positive terminal of the PWM ramp generator timing capacitor; 1.0 µF is recommended for 30 Hz PWM operation. |
| 3 | VMIN | input | Analog input from an external resistor divider that sets minimum fan speed (1.20V to 2.60V typical = 0% to 100% minimum duty cycle), and pulling 0 ≤ VMIN ≤ VSHDN forces shutdown. |
| 4 | GND | power_in | Ground reference for the device. |
| 5 | SENSE | input | Analog input that detects fan current pulses across the sense resistor, with the absence of pulses indicating a fan fault condition (threshold 50 to 90 mV with respect to GND). |
| 6 | FAULT | output | Digital open-drain output that goes low on a fan fault (held until 16 pulses are detected at SENSE in a 32/f period) and, on the TC642B, when VIN reaches the 2.62V (typical) over-temperature threshold. |
| 7 | VOUT | output | Active-high complementary PWM output that drives an external NPN base resistor or N-channel MOSFET gate, and is held continuously on during a fan fault. |
| 8 | VDD | power_in | Supply input referenced to GND, specified at 3.0V to 5.5V, which may be independent of the fan supply. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Motor Driver ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Current, Operating | IDD | 200 | 400 | µA | Pins 6, 7 Open, CF = 1 µF, VIN = VC(MAX) | 3 | |
| Sink Current at VOUT Output | IOL | 1 | mA | VOL = 10% of VDD | 3 | ||
| Source Current at VOUT Output | IOH | 5 | mA | VOH = 80% of VDD | 3 | ||
| Input Voltage at VIN or VMIN for 100% PWM Duty Cycle | VC(MAX) | 2.45 | 2.6 | 2.75 | V | 3 | |
| VC(MAX) - VC(MIN) | VC(SPAN) | 1.3 | 1.4 | 1.5 | V | 3 | |
| VIN, VMIN Input Leakage | IIN | -1 | 1 | µA | Note 1 | 3 | |
| PWM Frequency | fPWM | 26 | 30 | 34 | Hz | CF = 1.0 µF | 3 |
| Supply Voltage | VDD | 3 | 5.5 | V | 3 | ||
| Supply Voltage (absolute maximum) | VDD | 6 | V | 3 | |||
| SENSE Input Threshold Voltage with Respect to GND | VTH(SENSE) | 50 | 70 | 90 | mV | 4 | |
| FAULT Output Low Voltage | VOL | 0.3 | V | IOL = 2.5 mA | 4 | ||
| Specified Temperature Range | TA | -40 | 85 | °C | 4 | ||
| Operating Temperature Range | TA | -40 | 125 | °C | 4 | ||
| Storage Temperature Range | TA | -65 | 150 | °C | 4 | ||
| Maximum Junction Temperature | TJ | 150 | °C | 3 | |||
| ESD Protection on all pins | 3 | kV | Printed as > 3 kV | 3 | |||
| Thermal Package Resistance, 8-Pin SOIC | θJA | 155 | °C/W | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | 8-Lead Plastic Small Outline (SN), Narrow, 150 mil (SOIC) Foot Angle f 048048 | 28 |
CAD (KiCad official)
- Symbol:
TC642BEOA - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tc642beoa-etched.step/tc642beoa-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tc642beoa.step/tc642beoa.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (34 pp, sha256
0f0a557397754060, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# TC642BEOA
**Microchip Tech** · Brushless DC (BLDC) Motor Driver · SOIC-8
TC642BEOA from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Analog input where the thermistor or other voltage-output temperature sensor connects; 1.20V to 2.60V (typical) drives 0% to 100% VOUT duty cycle. |
| 2 | CF | output | Positive terminal of the PWM ramp generator timing capacitor; 1.0 µF is recommended for 30 Hz PWM operation. |
| 3 | VMIN | input | Analog input from an external resistor divider that sets minimum fan speed (1.20V to 2.60V typical = 0% to 100% minimum duty cycle), and pulling 0 ≤ VMIN ≤ VSHDN forces shutdown. |
| 4 | GND | power_in | Ground reference for the device. |
| 5 | SENSE | input | Analog input that detects fan current pulses across the sense resistor, with the absence of pulses indicating a fan fault condition (threshold 50 to 90 mV with respect to GND). |
| 6 | FAULT | output | Digital open-drain output that goes low on a fan fault (held until 16 pulses are detected at SENSE in a 32/f period) and, on the TC642B, when VIN reaches the 2.62V (typical) over-temperature threshold. |
| 7 | VOUT | output | Active-high complementary PWM output that drives an external NPN base resistor or N-channel MOSFET gate, and is held continuously on during a fan fault. |
| 8 | VDD | power_in | Supply input referenced to GND, specified at 3.0V to 5.5V, which may be independent of the fan supply. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Motor Driver ICs |
| Pins | 8 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Current, Operating | IDD | | 200 | 400 | µA | Pins 6, 7 Open, CF = 1 µF, VIN = VC(MAX) | 3 |
| Sink Current at VOUT Output | IOL | 1 | | | mA | VOL = 10% of VDD | 3 |
| Source Current at VOUT Output | IOH | 5 | | | mA | VOH = 80% of VDD | 3 |
| Input Voltage at VIN or VMIN for 100% PWM Duty Cycle | VC(MAX) | 2.45 | 2.6 | 2.75 | V | | 3 |
| VC(MAX) - VC(MIN) | VC(SPAN) | 1.3 | 1.4 | 1.5 | V | | 3 |
| VIN, VMIN Input Leakage | IIN | -1 | | 1 | µA | Note 1 | 3 |
| PWM Frequency | fPWM | 26 | 30 | 34 | Hz | CF = 1.0 µF | 3 |
| Supply Voltage | VDD | 3 | | 5.5 | V | | 3 |
| Supply Voltage (absolute maximum) | VDD | | | 6 | V | | 3 |
| SENSE Input Threshold Voltage with Respect to GND | VTH(SENSE) | 50 | 70 | 90 | mV | | 4 |
| FAULT Output Low Voltage | VOL | | | 0.3 | V | IOL = 2.5 mA | 4 |
| Specified Temperature Range | TA | -40 | | 85 | °C | | 4 |
| Operating Temperature Range | TA | -40 | | 125 | °C | | 4 |
| Storage Temperature Range | TA | -65 | | 150 | °C | | 4 |
| Maximum Junction Temperature | TJ | | | 150 | °C | | 3 |
| ESD Protection on all pins | | 3 | | | kV | Printed as > 3 kV | 3 |
| Thermal Package Resistance, 8-Pin SOIC | θJA | | 155 | | °C/W | | 4 |
## Materials and finish
As the datasheet states them (page.json `metadata.appearance`; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | | tin | 8-Lead Plastic Small Outline (SN), Narrow, 150 mil (SOIC) Foot Angle f 048048 | 28 |
## CAD (KiCad official)
- Symbol: `TC642BEOA`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files: `tc642beoa-etched.step` / `tc642beoa-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tc642beoa.step` / `tc642beoa.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Microchip Tech datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8558359981776408576) (34 pp, sha256 `0f0a557397754060`, retrieved 2026-10-19, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/tc642beoa-datasheet.pdf)