component
TC4427AEUA
Public Made by Adomby adom
Microchip Tech Gate Drive ICs, MSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
TC4427AEUA
Microchip Tech · Gate Drive ICs · MSOP-8
TC4427AEUA from Microchip Tech, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No connection. |
| 2 | IN A | input | Driver A input, a high-impedance TTL/CMOS compatible input with 300 mV of hysteresis; ground it if unused. |
| 3 | GND | power_in | Ground, return path for the bias current and the high-peak current that discharges the external load capacitance; tie to a ground plane or use a very short trace to the bias supply return. |
| 4 | IN B | input | Driver B input, a high-impedance TTL/CMOS compatible input with 300 mV of hysteresis; ground it if unused. |
| 5 | OUT B | output | Driver B output, a low-impedance CMOS push-pull output with equal-strength pull-up and pull-down devices and 1.5A peak output current. |
| 6 | VDD | power_in | Supply input rated 4.5V to 18V with respect to ground, to be bypassed with local ceramic capacitors sized for the capacitive load. |
| 7 | OUT A | output | Driver A output, a low-impedance CMOS push-pull output with equal-strength pull-up and pull-down devices and 1.5A peak output current. |
| 8 | NC | unconnected | No connection. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | MSOP-8 |
| Category | Power Supply Chip |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Current | IIN | -1 | 1 | µA | 0V ≤ VIN ≤ VDD | 3 | |
| Logic 1 High Input Voltage | VIH | 2.4 | V | 3 | |||
| Logic 0 Low Input Voltage | VIL | 0.8 | V | 3 | |||
| Low Output Voltage | VOL | 0.025 | V | DC Test | 3 | ||
| Output Resistance | RO | 8 | 11 | Ω | -40°C ≤ TA ≤ +85°C | 3 | |
| Rise Time | tR | 25 | 35 | ns | TA = +25°C | 3 | |
| Rise Time | tR | 29 | 40 | ns | -40°C ≤ TA ≤ +85°C | 3 | |
| Fall Time | tF | 25 | 35 | ns | TA = +25°C | 3 | |
| Fall Time | tF | 29 | 40 | ns | -40°C ≤ TA ≤ +85°C | 3 | |
| Delay Time | tD1 | 30 | 35 | ns | TA = +25°C | 3 | |
| Delay Time | tD1 | 35 | 45 | ns | -40°C ≤ TA ≤ +85°C | 3 | |
| Delay Time | tD2 | 30 | 35 | ns | TA = +25°C | 4 | |
| Delay Time | tD2 | 35 | 45 | ns | -40°C ≤ TA ≤ +85°C | 4 | |
| Power Supply Current | IS | 1 | 2 | mA | VIN = 3V (Both inputs) | 4 | |
| Power Supply Current | IS | 0.1 | 0.2 | mA | VIN = 0V (Both inputs), VDD = 18V | 4 | |
| Supply Voltage | VDD | 22 | V | 3 | |||
| Supply Voltage Operating Range | VDD | 4.5 | 18 | V | 1 | ||
| Specified Temperature Range (E) | TA | -40 | 85 | °C | 4 | ||
| Maximum Junction Temperature | TJ | 150 | °C | 4 | |||
| Storage Temperature Range | TA | -65 | 150 | °C | 4 | ||
| Thermal Resistance, 8L-MSOP | θJA | 211 | °C/W | 4 | |||
| Peak Output Current | IPK | 1.5 | A | VDD = 18V | 3 | ||
| Latch-Up Protection Withstand Reverse Current | IREV | 0.5 | A | Duty cycle ≤ 2%, t ≤ 300 µs, VDD = 18V (printed > 0.5) | 3 |
CAD (KiCad official)
- Symbol:
TC4427AEUA - Footprint:
Package_SO:MSOP-8_3x3mm_P0.65mm - 3D model: MSOP-8 (KiCad packages3D, STEP)
- 3D model files:
tc4427aeua-etched.step/tc4427aeua-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tc4427aeua.step/tc4427aeua.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (26 pp, sha256
914979223ca0c5ae, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# TC4427AEUA
**Microchip Tech** · Gate Drive ICs · MSOP-8
TC4427AEUA from Microchip Tech, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No connection. |
| 2 | IN A | input | Driver A input, a high-impedance TTL/CMOS compatible input with 300 mV of hysteresis; ground it if unused. |
| 3 | GND | power_in | Ground, return path for the bias current and the high-peak current that discharges the external load capacitance; tie to a ground plane or use a very short trace to the bias supply return. |
| 4 | IN B | input | Driver B input, a high-impedance TTL/CMOS compatible input with 300 mV of hysteresis; ground it if unused. |
| 5 | OUT B | output | Driver B output, a low-impedance CMOS push-pull output with equal-strength pull-up and pull-down devices and 1.5A peak output current. |
| 6 | VDD | power_in | Supply input rated 4.5V to 18V with respect to ground, to be bypassed with local ceramic capacitors sized for the capacitive load. |
| 7 | OUT A | output | Driver A output, a low-impedance CMOS push-pull output with equal-strength pull-up and pull-down devices and 1.5A peak output current. |
| 8 | NC | unconnected | No connection. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | MSOP-8 |
| Category | Power Supply Chip |
| Pins | 8 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Current | IIN | -1 | | 1 | µA | 0V ≤ VIN ≤ VDD | 3 |
| Logic 1 High Input Voltage | VIH | 2.4 | | | V | | 3 |
| Logic 0 Low Input Voltage | VIL | | | 0.8 | V | | 3 |
| Low Output Voltage | VOL | | | 0.025 | V | DC Test | 3 |
| Output Resistance | RO | | 8 | 11 | Ω | -40°C ≤ TA ≤ +85°C | 3 |
| Rise Time | tR | | 25 | 35 | ns | TA = +25°C | 3 |
| Rise Time | tR | | 29 | 40 | ns | -40°C ≤ TA ≤ +85°C | 3 |
| Fall Time | tF | | 25 | 35 | ns | TA = +25°C | 3 |
| Fall Time | tF | | 29 | 40 | ns | -40°C ≤ TA ≤ +85°C | 3 |
| Delay Time | tD1 | | 30 | 35 | ns | TA = +25°C | 3 |
| Delay Time | tD1 | | 35 | 45 | ns | -40°C ≤ TA ≤ +85°C | 3 |
| Delay Time | tD2 | | 30 | 35 | ns | TA = +25°C | 4 |
| Delay Time | tD2 | | 35 | 45 | ns | -40°C ≤ TA ≤ +85°C | 4 |
| Power Supply Current | IS | | 1 | 2 | mA | VIN = 3V (Both inputs) | 4 |
| Power Supply Current | IS | | 0.1 | 0.2 | mA | VIN = 0V (Both inputs), VDD = 18V | 4 |
| Supply Voltage | VDD | | | 22 | V | | 3 |
| Supply Voltage Operating Range | VDD | 4.5 | | 18 | V | | 1 |
| Specified Temperature Range (E) | TA | -40 | | 85 | °C | | 4 |
| Maximum Junction Temperature | TJ | | | 150 | °C | | 4 |
| Storage Temperature Range | TA | -65 | | 150 | °C | | 4 |
| Thermal Resistance, 8L-MSOP | θJA | | 211 | | °C/W | | 4 |
| Peak Output Current | IPK | | 1.5 | | A | VDD = 18V | 3 |
| Latch-Up Protection Withstand Reverse Current | IREV | | 0.5 | | A | Duty cycle ≤ 2%, t ≤ 300 µs, VDD = 18V (printed > 0.5) | 3 |
## CAD (KiCad official)
- Symbol: `TC4427AEUA`
- Footprint: `Package_SO:MSOP-8_3x3mm_P0.65mm`
- 3D model: MSOP-8 (KiCad packages3D, STEP)
- 3D model files: `tc4427aeua-etched.step` / `tc4427aeua-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tc4427aeua.step` / `tc4427aeua.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Microchip Tech datasheet](docs/tc4427aeua-datasheet.pdf) (26 pp, sha256 `914979223ca0c5ae`, retrieved 2026-10-27, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/tc4427aeua-datasheet.pdf)