Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TC4426EOA

Microchip Tech · Gate Drive ICs · SOIC-8

TC4426EOA from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connection.
2 IN A input Input A is a high-impedance TTL/CMOS-compatible input with 300 mV hysteresis between the high and low thresholds (VIH min 2.4 V, VIL max 0.8 V), and it can withstand negative inputs down to GND - 5 V.
3 GND power_in Ground return pin, which should be connected to the return of the bias supply through a low-impedance path because high peak currents flow out of it when capacitive loads discharge.
4 IN B input Input B is a high-impedance TTL/CMOS-compatible input with 300 mV hysteresis between the high and low thresholds (VIH min 2.4 V, VIL max 0.8 V), and it can withstand negative inputs down to GND - 5 V.
5 OUT B output Output B is a low-impedance CMOS push-pull output with equal pull-up and pull-down strength, 1.5 A peak current and about 7 Ω typical output resistance.
6 VDD power_in Supply input rated 4.5 V to 18 V relative to GND (absolute maximum +22 V), to be bypassed with a ceramic capacitor close to the pin (1.0 µF recommended).
7 OUT A output Output A is a low-impedance CMOS push-pull output with equal pull-up and pull-down strength, 1.5 A peak current and about 7 Ω typical output resistance.
8 NC unconnected No connection.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Power Management ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High input voltage VIH 2.4 V TA=+25°C, 4.5V≤VDD≤18V 3
Low input voltage VIL 0.8 V TA=+25°C, 4.5V≤VDD≤18V 3
Input current IIN -1 1 µA 0V≤VIN≤VDD, TA=+25°C 3
Low output voltage VOL 0.025 V DC test, TA=+25°C 3
Output resistance RO 7 10 Ω IOUT=10 mA, VDD=18V, TA=+25°C 3
Peak output current IPK 1.5 A VDD=18V, TA=+25°C 3
Rise time tR 19 30 ns Figure 4-1, TA=+25°C 3
Fall time tF 19 30 ns Figure 4-1, TA=+25°C 3
Delay time tD1 20 30 ns Figure 4-1, TA=+25°C 3
Delay time tD2 40 50 ns Figure 4-1, TA=+25°C 3
Power supply current IS 4.5 mA VIN=3V (both inputs), TA=+25°C 3
Power supply current IS 0.4 mA VIN=0V (both inputs), TA=+25°C 3
High input voltage (over temp) VIH 2.4 V Over operating temp range, 4.5V≤VDD≤18V 4
Low input voltage (over temp) VIL 0.8 V Over operating temp range, 4.5V≤VDD≤18V 4
Input current (over temp) IIN -10 10 µA 0V≤VIN≤VDD, over operating temp range 4
Low output voltage (over temp) VOL 0.025 V DC test, over operating temp range 4
Output resistance (over temp) RO 9 12 Ω IOUT=10 mA, VDD=18V, over operating temp range 4
Peak output current (over temp) IPK 1.5 A VDD=18V, over operating temp range 4
Rise time (over temp) tR 40 ns Figure 4-1, over operating temp range 4
Fall time (over temp) tF 40 ns Figure 4-1, over operating temp range 4
Delay time (over temp) tD1 40 ns Figure 4-1, over operating temp range 4
Delay time (over temp) tD2 60 ns Figure 4-1, over operating temp range 4
Power supply current (over temp) IS 8 mA VIN=3V (both inputs), over operating temp range 4
Power supply current (over temp) IS 0.6 mA VIN=0V (both inputs), over operating temp range 4
Specified temperature range (E) TA -40 85 °C 4.5V≤VDD≤18V 4
Maximum junction temperature TJ 150 °C 4
Storage temperature range TA -65 150 °C 4
Supply voltage range VDD 4.5 18 V 4
Thermal resistance, 8-pin SOIC θJA 155 °C/W 4
Supply voltage 22 V 3
Storage temperature range -65 150 °C 3
Maximum junction temperature 150 °C 3

CAD (KiCad official)

  • Symbol: TC4426EOA
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tc4426eoa-etched.step / tc4426eoa-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tc4426eoa.step / tc4426eoa.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (20 pp, sha256 bb7d299c6489f385, retrieved 2026-10-23, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF