component
TC426COA
Public Made by Adomby adom
Microchip Tech Gate Drive ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 15d ago |
| viewers | 15d ago |
| package.json | 15d ago |
| page.json | 15d ago |
| README.md | 15d ago |
| tc426coa-etched.glb | 15d ago |
| tc426coa-etched.step | 15d ago |
| tc426coa-hero.glb | 15d ago |
| tc426coa-hero.overlay.json | 15d ago |
| tc426coa.glb | 15d ago |
| tc426coa.kicad_mod | 15d ago |
| tc426coa.kicad_sym | 15d ago |
| tc426coa.lbr | 15d ago |
| tc426coa.step | 15d ago |
TC426COA
Microchip Tech · Gate Drive ICs · SOIC-8
TC426COA from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No internal connection. |
| 2 | IN A | input | Control Input A, TTL/CMOS compatible logic input (VIH min 2.4V, VIL max 0.8V); tie unused input to VDD or GND. |
| 3 | GND | power_in | Ground. |
| 4 | IN B | input | Control Input B, TTL/CMOS compatible logic input (VIH min 2.4V, VIL max 0.8V); tie unused input to VDD or GND. |
| 5 | OUT B | output | CMOS totem-pole output (inverting for TC426) with 1.5A peak output current. |
| 6 | VDD | power_in | Supply input, 4.5V to 18V. |
| 7 | OUT A | output | CMOS totem-pole output (inverting for TC426) with 1.5A peak output current. |
| 8 | NC | unconnected | No internal connection. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Power Management ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Logic 1, High Input Voltage | VIH | 2.4 | V | TA=+25°C, 4.5V≤VDD≤18V | 3 | ||
| Logic 0, Low Input Voltage | VIL | 0.8 | V | TA=+25°C, 4.5V≤VDD≤18V | 3 | ||
| Input Current | IIN | -1 | 1 | µA | 0V≤VIN≤VDD, TA=+25°C | 3 | |
| High Output Voltage | VOH | -0.025 | V | TA=+25°C; printed as VDD, 0.025 (offset from VDD) | 3 | ||
| Low Output Voltage | VOL | 0.025 | V | TA=+25°C | 3 | ||
| High Output Resistance | ROH | 10 | 15 | Ω | IOUT = 10 mA, VDD = 18V, TA=+25°C | 3 | |
| Low Output Resistance | ROL | 6 | 10 | Ω | IOUT = 10 mA, VDD = 18V, TA=+25°C | 3 | |
| Rise Time | tR | 30 | nsec | Figure 3-1, Figure 3-2, TA=+25°C | 3 | ||
| Fall Time | tF | 30 | nsec | Figure 3-1, Figure 3-2, TA=+25°C | 3 | ||
| Delay Time | tD1 | 50 | nsec | Figure 3-1, Figure 3-2, TA=+25°C | 3 | ||
| Delay Time | tD2 | 75 | nsec | Figure 3-1, Figure 3-2, TA=+25°C | 3 | ||
| Power Supply Current (inputs high) | IS | 8 | mA | VIN = 3V (Both Inputs), TA=+25°C | 3 | ||
| Power Supply Current (inputs low) | IS | 0.4 | mA | VIN = 0V (Both Inputs), TA=+25°C | 3 | ||
| Logic 1, High Input Voltage (over temp) | VIH | 2.4 | V | Over operating temperature range, 4.5V≤VDD≤18V | 4 | ||
| Logic 0, Low Input Voltage (over temp) | VIL | 0.8 | V | Over operating temperature range, 4.5V≤VDD≤18V | 4 | ||
| Input Current (over temp) | IIN | -10 | 10 | µA | 0V≤VIN≤VDD, over operating temperature range | 4 | |
| High Output Voltage (over temp) | VOH | -0.025 | V | Over operating temperature range; printed as VDD, 0.025 (offset from VDD) | 4 | ||
| Low Output Voltage (over temp) | VOL | 0.025 | V | Over operating temperature range | 4 | ||
| High Output Resistance (over temp) | ROH | 13 | 20 | Ω | IOUT = 10 mA, VDD = 18V, over operating temperature range | 4 | |
| Low Output Resistance (over temp) | ROL | 8 | 15 | Ω | IOUT = 10 mA, VDD = 18V, over operating temperature range | 4 | |
| Rise Time (over temp) | tR | 60 | nsec | Figure 3-1, Figure 3-2, over operating temperature range | 4 | ||
| Fall Time (over temp) | tF | 60 | nsec | Figure 3-1, Figure 3-2, over operating temperature range | 4 | ||
| Delay Time (over temp) | tD1 | 75 | nsec | Figure 3-1, Figure 3-2, over operating temperature range | 4 | ||
| Delay Time (over temp) | tD2 | 120 | nsec | Figure 3-1, Figure 3-2, over operating temperature range | 4 | ||
| Power Supply Current, inputs high (over temp) | IS | 12 | mA | VIN = 3V (Both Inputs), over operating temperature range | 4 | ||
| Power Supply Current, inputs low (over temp) | IS | 0.6 | mA | VIN = 0V (Both Inputs), over operating temperature range | 4 | ||
| Peak Output Current | IPK | 1.5 | A | TA=+25°C | 3 | ||
| Supply Voltage (absolute maximum) | VDD | 20 | V | 3 | |||
| Power Dissipation Derating Factor SOIC | 4 | mW/°C | SOIC | 3 | |||
| Operating Temperature Range, C Version | TA | 0 | 70 | °C | C Version | 3 | |
| Storage Temperature Range | Tstg | -65 | 150 | °C | 3 | ||
| Operating Supply Voltage | VDD | 4.5 | 18 | V | 1 |
CAD (KiCad official)
- Symbol:
TC426COA - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tc426coa-etched.step/tc426coa-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tc426coa.step/tc426coa.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (18 pp, sha256
58f1806ac95f3bac, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).