component
TC1427CPA
Public Made by Adomby adom
Microchip Tech Gate Drive ICs, PDIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTC1427CPA
Microchip Tech · Gate Drive ICs · PDIP-8
TC1427CPA from Microchip Tech, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No connection. |
| 2 | IN A | input | Control input A, TTL/CMOS compatible logic input (VIH min 3V, VIL max 0.8V); ground or tie to VDD if unused. |
| 3 | GND | power_in | Ground; use a ground plane or individual ground returns for input and output circuits. |
| 4 | IN B | input | Control input B, TTL/CMOS compatible logic input (VIH min 3V, VIL max 0.8V); ground or tie to VDD if unused. |
| 5 | OUT B | output | Output B, CMOS totem-pole output with 1.2A peak current and latch-up withstand of 500 mA reverse current. |
| 6 | VDD | power_in | Supply input, 4.5V to 16V (absolute maximum +18V). |
| 7 | OUT A | output | Output A, CMOS totem-pole output with 1.2A peak current and latch-up withstand of 500 mA reverse current. |
| 8 | NC | unconnected | No connection. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | PDIP-8 |
| Category | Power Supply Chip |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Logic 1, High Input Voltage | VIH | 3 | V | TA=+25°C, 4.5V≤VDD≤16V | 3 | ||
| Logic 0, Low Input Voltage | VIL | 0.8 | V | TA=+25°C, 4.5V≤VDD≤16V | 3 | ||
| Input Current | IIN | -1 | 1 | µA | 0V≤VIN≤VDD, TA=+25°C | 3 | |
| High Output Voltage | VOH | -0.025 | V | VDD, 0.025 min; Figure 3-1, Figure 3-2; TA=+25°C | 3 | ||
| Low Output Voltage | VOL | 0.025 | V | Figure 3-1, Figure 3-2; TA=+25°C | 3 | ||
| Output Resistance (first row) | RO | 12 | 18 | Ω | IOUT = 10 mA, VDD = 16V, TA=+25°C | 3 | |
| Output Resistance (second row) | RO | 8 | 12 | Ω | IOUT = 10 mA, VDD = 16V, TA=+25°C | 3 | |
| Latch-Up Withstand Reverse Current | IREV | 500 | mA | >500 mA; TA=+25°C | 3 | ||
| Rise Time | tR | 35 | nsec | Figure 3-1, Figure 3-2; TA=+25°C | 3 | ||
| Fall Time | tF | 25 | nsec | Figure 3-1, Figure 3-2; TA=+25°C | 3 | ||
| Delay Time | tD1 | 75 | nsec | Figure 3-1, Figure 3-2; TA=+25°C | 3 | ||
| Power Supply Current, inputs high | IS | 9 | mA | VIN = 3V (Both Inputs); TA=+25°C | 3 | ||
| Power Supply Current, inputs low | IS | 0.5 | mA | VIN = 0V (Both Inputs); TA=+25°C | 3 | ||
| Logic 1, High Input Voltage (over temp) | VIH | 3 | V | Over operating temperature range, 4.5V≤VDD≤16V | 4 | ||
| Logic 0, Low Input Voltage (over temp) | VIL | 0.8 | V | Over operating temperature range, 4.5V≤VDD≤16V | 4 | ||
| Input Current (over temp) | IIN | -10 | 10 | µA | 0V≤VIN≤VDD, over operating temperature range | 4 | |
| High Output Voltage (over temp) | VOH | -0.025 | V | VDD, 0.025 min; Figure 3-1, Figure 3-2; over operating temperature range | 4 | ||
| Low Output Voltage (over temp) | VOL | 0.025 | V | Figure 3-1, Figure 3-2; over operating temperature range | 4 | ||
| Output Resistance (first row, over temp) | RO | 15 | 23 | Ω | IOUT = 10 mA, VDD = 16V, over operating temperature range | 4 | |
| Output Resistance (second row, over temp) | RO | 10 | 18 | Ω | IOUT = 10 mA, VDD = 16V, over operating temperature range | 4 | |
| Rise Time (over temp) | tR | 60 | nsec | Figure 3-1, Figure 3-2; over operating temperature range | 4 | ||
| Fall Time (over temp) | tF | 40 | nsec | Figure 3-1, Figure 3-2; over operating temperature range | 4 | ||
| Delay Time (over temp) | tD1 | 125 | nsec | Figure 3-1, Figure 3-2; over operating temperature range | 4 | ||
| Power Supply Current, inputs high (over temp) | IS | 13 | mA | VIN = 3V (Both Inputs); over operating temperature range | 4 | ||
| Power Supply Current, inputs low (over temp) | IS | 0.7 | mA | VIN = 0V (Both Inputs); over operating temperature range | 4 | ||
| Supply Voltage | VDD | 18 | V | 3 | |||
| Derating Factor, PDIP | 8 | mW/°C | PDIP | 3 | |||
| Operating Temperature Range, C Version | TA | 0 | 70 | °C | C Version | 3 | |
| Storage Temperature Range | Tstg | -65 | 150 | °C | 3 | ||
| Supply Voltage Operating Range | VDD | 4.5 | 16 | V | 5 | ||
| Peak Output Current | IPK | 1.2 | A | TA=+25°C | 3 |
CAD (KiCad official)
- Symbol:
TC1427CPA - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: PDIP-8 (KiCad packages3D, STEP)
- 3D model files:
tc1427cpa-etched.step/tc1427cpa-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tc1427cpa.step/tc1427cpa.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (16 pp, sha256
d0df9f5a69a6ed7d, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).