component

TC1017-3.3VCTTR

Public Made by Adom

by adom

Microchip Tech Linear Voltage Regulators (LDO), SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management icstc1017-3.3vcttrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7h ago
viewers tc1017-3-3vcttr: viewers · Ray 7h ago
package.json Publish 0.1.0 · Ray 7h ago
page.json Set visibility: public · Ray 7h ago
README.md Publish 0.1.0 · Ray 7h ago
tc1017-3-3vcttr-etched.glb Publish 0.1.0 · Ray 7h ago
tc1017-3-3vcttr-etched.step tc1017-3-3vcttr: factory component page (tier=mfr) · Ray 7h ago
tc1017-3-3vcttr-hero.glb Publish 0.1.0 · Ray 7h ago
tc1017-3-3vcttr-hero.overlay.json Publish 0.1.0 · Ray 7h ago
tc1017-3-3vcttr.glb Publish 0.1.0 · Ray 7h ago
tc1017-3-3vcttr.kicad_mod Publish 0.1.0 · Ray 7h ago
tc1017-3-3vcttr.kicad_sym Publish 0.1.0 · Ray 7h ago
tc1017-3-3vcttr.lbr Publish 0.1.0 · Ray 7h ago
tc1017-3-3vcttr.step Publish 0.1.0 · Ray 7h ago

TC1017-3.3VCTTR

Microchip Tech · Linear Voltage Regulators (LDO) · SOT-23-5

TC1017-3.3VCTTR from Microchip Tech, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Unregulated supply input, 2.7V to 6.0V operating range and at least (VR + 2.5%) + VDROPOUT, to be bypassed to GND with a ceramic capacitor.
2 GND power_in Ground terminal, recommended to be tied to a ground plane for best performance.
3 SHDN input Shutdown control input; logic-high enables the regulator and logic-low shuts it down (supply current 0.05 µA typ.), with VIH 45% of VIN min and VIL 15% of VIN max.
4 NC unconnected No connect.
5 VOUT power_out Regulated voltage output, to be bypassed to GND with a minimum 1 µF capacitor (ceramic recommended), rated for 150 mA output current.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOT-23-5
Category Power Management ICs
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Operating Voltage VIN 2.7 6 V Note 1 2
Maximum Output Current IOUTMAX 100 mA Note 1 2
Maximum Output Current IOUTMAX 150 mA VIN >= 3V and VIN >= (VR + 2.5%) + VDROPOUTMAX 2
Output Voltage VOUT -2.5 0.5 2.5 % Note 2 (VR = 3.3V; tolerance relative to VR, typ ±0.5%) 2
Line Regulation ΔVOUT/ΔVIN / VR 0.04 0.2 %/V (VR + 1V) < VIN < 6V 2
Load Regulation ΔVOUT / VR 0.38 1.5 % IL = 0.1 mA to IOUTMAX 2
Dropout Voltage VIN, VOUT 2 mV IL = 100 µA 2
Dropout Voltage VIN, VOUT 90 200 mV IL = 50 mA 2
Dropout Voltage VIN, VOUT 180 350 mV IL = 100 mA 2
Dropout Voltage VIN, VOUT 285 500 mV IL = 150 mA 2
Supply Current IIN 53 90 µA SHDN = VIH, IL = 0 2
Shutdown Supply Current IINSD 0.05 2 µA SHDN = 0V 2
SHDN Input High Threshold VIH 45 %VIN VIN = 2.7V to 6.0V 3
SHDN Input Low Threshold VIL 15 %VIN VIN = 2.7V to 6.0V 3
Specified Temperature Range TA -40 125 °C Extended Temperature parts 3
Operating Temperature Range TA -40 125 °C 3
Storage Temperature Range TA -65 150 °C 3
Maximum Voltage On Any Pin -0.3 0.3 V VIN + 0.3V to -0.3V 2
Thermal Resistance, 5L-SOT23 θJA 255 °C/W 3
VOUT Temperature Coefficient TCVOUT 40 ppm/°C Note 3 2
Power Supply Rejection Ratio PSRR 58 dB f =1 kHz, IL = 50 mA 2
Output Short-Circuit Current IOUTSC 120 mA VOUT = 0V, Average Current (Note 8) 3
Wake-Up Time tWK 10 µs VIN = 5V, IL = 60 mA, CIN = COUT =1 µF, f = 100 Hz 3
Settling Time tS 32 µs VIN = 5V, IL = 60 mA, CIN = 1 µF, COUT = 1 µF, f = 100 Hz 3
Thermal Regulation ΔVOUT/PD 0.04 V/W Notes 6, 7 3
Thermal Shutdown Die Temperature TSD 160 °C 3
Thermal Shutdown Hysteresis ΔTSD 10 °C 3
Output Noise eN 800 nV/√Hz f = 10 kHz 3

CAD (KiCad official)

  • Symbol: TC1017-3.3VCTTR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tc1017-3-3vcttr-etched.step / tc1017-3-3vcttr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tc1017-3-3vcttr.step / tc1017-3-3vcttr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (26 pp, sha256 73f2f6f74d99b3fa, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF