component
TB6641FTG
Public Made by Adomby adom
TOSHIBA Motor Driver ICs, VQFN-32-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTB6641FTG
TOSHIBA · Motor Driver ICs · VQFN-32-EP(5x5)
TB6641FTG from TOSHIBA, in a VQFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT1 | output | Output pin 1 to the motor; short to pin 2 externally. |
| 2 | OUT1 | output | Output pin 1 to the motor; short to pin 1 externally. |
| 3 | N.C. | unconnected | No-connect pin. |
| 4 | RSGND | power_in | Power ground and detection resistor pin for PWM constant-current control; short to pin 5 externally. |
| 5 | RSGND | power_in | Power ground and detection resistor pin for PWM constant-current control; short to pin 4 externally. |
| 6 | N.C. | unconnected | No-connect pin. |
| 7 | OUT2 | output | Output pin 2 to the motor; short to pin 8 externally. |
| 8 | OUT2 | output | Output pin 2 to the motor; short to pin 7 externally. |
| 9 | N.C. | unconnected | No-connect pin. |
| 10 | N.C. | unconnected | No-connect pin. |
| 11 | VM | power_in | Power supply voltage pin (operating range 10 to 45 V); short to pin 12 externally. |
| 12 | VM | power_in | Power supply voltage pin (operating range 10 to 45 V); short to pin 11 externally. |
| 13 | N.C. | unconnected | No-connect pin. |
| 14 | N.C. | unconnected | No-connect pin. |
| 15 | VREG | power_out | Regulator output pin, 5 V typ., output current up to 5 mA. |
| 16 | N.C. | unconnected | No-connect pin. |
| 17 | TISD | passive | Resistor pin for overcurrent detection time control (10 kΩ gives 1.6 μs typ., 100 kΩ gives 12.4 μs typ.). |
| 18 | PWM | input | PWM input pin; logic low 0.8 V max, high 2 V min, up to 100 kHz. |
| 19 | VREF | power_in | Supply voltage pin for PWM constant-current control, input range 0 to 3.6 V. |
| 20 | N.C. | unconnected | No-connect pin. |
| 21 | N.C. | unconnected | No-connect pin. |
| 22 | ALERT | output | Open-drain error detection output, low in normal operation and high-impedance on UVLO, TSD, VSD or ISD; needs external pull-up. |
| 23 | OSC | passive | Capacitor pin setting the oscillation frequency for PWM constant-current control, fosc = 0.42/(Cosc×10^3) Hz typ. |
| 24 | IN1 | input | Control signal input pin 1; logic low 0.8 V max, high 2 V min. |
| 25 | N.C. | unconnected | No-connect pin. |
| 26 | SGND | power_in | Small signal ground pin; short to pin 27 externally. |
| 27 | SGND | power_in | Small signal ground pin; short to pin 26 externally. |
| 28 | N.C. | unconnected | No-connect pin. |
| 29 | N.C. | unconnected | No-connect pin. |
| 30 | N.C. | unconnected | No-connect pin. |
| 31 | IN2 | input | Control signal input pin 2; logic low 0.8 V max, high 2 V min. |
| 32 | N.C. | unconnected | No-connect pin. |
| 33 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TOSHIBA |
| Package | VQFN-32-EP(5x5) |
| Category | Power Management ICs |
| Pins | 33 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Power supply current Stop mode | ICC1 | 3 | 8 | mA | Stop mode, Ta=25°C, VM=24 V | 7 | |
| Power supply current CW/CCW mode | ICC2 | 3 | 8 | mA | CW/CCW mode | 7 | |
| Power supply current Short Brake mode | ICC3 | 3 | 8 | mA | Short Brake mode | 7 | |
| Input voltage high | VINH | 2 | 5.5 | V | IN1, IN2, PWM pins | 7 | |
| Input voltage low | VINL | 0 | 0.8 | V | IN1, IN2, PWM pins | 7 | |
| Input hysteresis voltage | VIN(HYS) | 0.4 | V | IN1, IN2, PWM pins | 7 | ||
| Input current high | IINH | 50 | 75 | μA | VIN = 5 V | 7 | |
| Input current low | IINL | 5 | μA | VIN = 0 V | 7 | ||
| VREF pin input current | IINVREF | -3 | 3 | μA | 7 | ||
| Constant-current control amplifier offset | VOFFSET | 1 | mV | RSGND = VREF | 7 | ||
| PWM frequency | fPWM | 100 | kHz | Duty: 50 % | 7 | ||
| PWM minimum pulse width | fPWM (TW) | 1 | μs | given as a guide only | 7 | ||
| Output ON resistance | RON (U + L) | 0.55 | 0.9 | Ω | IO = 3 A | 7 | |
| Output leakage current upper | IL (U) | -2 | μA | VM = 50 V, VOUT = 0 V | 7 | ||
| Output leakage current lower | IL (L) | 2 | μA | VM = VOUT = 50 V | 7 | ||
| Diode forward voltage upper | VF (U) | 1.3 | 1.7 | V | IO = 3 A | 7 | |
| Diode forward voltage lower | VF (L) | 1.3 | 1.7 | V | IO = -3 A | 7 | |
| ALERT output low voltage | VAL (LO) | 0.4 | V | IALERT = 1 mA | 7 | ||
| ALERT output leakage current | IAL (LE) | 2 | μA | VALERT = 5.5 V | 7 | ||
| OSC charge/discharge current | IOSC | 0.3 | 0.5 | 0.7 | mA | 7 | |
| VREG pin output voltage | Vvreg | 4.5 | 5 | 5.5 | V | VREG= - 5mA | 7 |
| Power supply voltage | VM | 50 | V | Ta=25°C | 6 | ||
| Output voltage | VO | 50 | V | OUT1, OUT2 | 6 | ||
| Output current 1 | IO peak1 | 4.5 | A | VM ≤ 36 V | 6 | ||
| Output current 2 | IO peak2 | 4 | A | VM > 36 V | 6 | ||
| Input voltage | VIN | -0.3 | 5.5 | V | 6 | ||
| ALERT pin output voltage | VALERT | 5.5 | V | 6 | |||
| ALERT pin output current | IALERT | 5 | mA | 6 | |||
| VREG pin output current | Ivreg | 5 | mA | 6 | |||
| Power dissipation (TB6641FTG) | PD2 | 3 | W | On PCB, four layer JEDEC | 6 | ||
| Operating temperature | Topr | -40 | 85 | °C | 6 | ||
| Storage temperature | Tstg | -55 | 150 | °C | 6 | ||
| Supply voltage | VMopr | 10 | 45 | V | 6 | ||
| OSC frequency | fosc | 500 | kHz | Up to | 6 | ||
| VREF pin input voltage | VREFopr | 0 | 3.6 | V | 6 | ||
| PWM frequency | fPWM | 100 | kHz | Up to | 6 | ||
| Output current average | IO (Ave.) | 1.5 | A | Up to, given as a guide | 6 | ||
| Thermal resistance junction-ambient (TB6641FTG) | Rth (j-a) | 41.3 | °C/W | On PCB, four layer board based on JEDEC standard | 8 |
CAD (KiCad official)
- Symbol:
TB6641FTG - Footprint:
Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm - 3D model: VQFN-32-EP(5x5) (KiCad packages3D, STEP)
- 3D model files:
tb6641ftg-etched.step/tb6641ftg-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tb6641ftg.step/tb6641ftg.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: TOSHIBA datasheet (23 pp, sha256
5f04c5e169ddeb68, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).