← Commit history

sy8513fcc: factory component page (tier=lcsc)

Ray ·11df668983 · ·parent 67dea5a
1 file changed +122−8
page.json+122−8
@@ -1,13 +1,132 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "sy8513fcc",+  "title": "SY8513FCC",+  "brief": "Silergy Corp DC-DC Converters, SOP-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "Silergy Corp DC-DC Converters, SOP-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "pmic",     "sy8513fcc"   ],+  "component": {+    "mpn": "SY8513FCC",+    "manufacturer": "Silergy Corp",+    "package": "SOP-8-EP",+    "pin_count": 9,+    "category": "PMIC",+    "subcategory": "DC-DC Converters",+    "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2206101716_Silergy-Corp-SY8513FCC_C3034281.pdf",+    "parts": {+      "symbol": "sy8513fcc.kicad_sym",+      "footprint": "sy8513fcc.kicad_mod",+      "model_3d": "sy8513fcc.glb",+      "model_3d_step": "sy8513fcc.step",+      "lbr": "sy8513fcc.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "IN",+        "type": "power_in",+        "description": "Input supply pin, 4.5V to 100V range (abs max 100V). Decouple to GND with at least a 1\u03bcF ceramic capacitor placed close to the pin."+      },+      {+        "number": "2",+        "name": "EN",+        "type": "input",+        "description": "Enable control input. Pull high to turn on the converter (V_EN,R typ 1.1V rising, V_EN,F typ 0.9V falling). Do not leave floating. Abs max -0.3V to VIN+0.3V."+      },+      {+        "number": "3",+        "name": "FS",+        "type": "input",+        "description": "Switching frequency programming pin. Connect a resistor from FS to GND to set fSW between 100kHz and 500kHz per fSW(kHz) = 1e5 / RFS(k\u03a9). RFS range 200k\u03a9 to 1M\u03a9."+      },+      {+        "number": "4",+        "name": "GND",+        "type": "power_in",+        "description": "Device ground reference. Tie to system ground plane; exposed pad must also be connected to this pin/ground."+      },+      {+        "number": "5",+        "name": "FB",+        "type": "input",+        "description": "Output voltage feedback input to the error amplifier. Connect to the center tap of the output resistor divider to set VOUT = 0.8V \u00d7 (1 + R1/R2). VREF = 0.8V \u00b11%; IFB \u00b150nA."+      },+      {+        "number": "6",+        "name": "PG",+        "type": "output",+        "description": "Power-good indicator, open-drain output. Asserts (pulled low released to Hi-Z) when the FB voltage is within approximately 90% to 120% of the regulation point. Requires an external pull-up resistor; V_PG,L = 0.3V at 2mA."+      },+      {+        "number": "7",+        "name": "BS",+        "type": "passive",+        "description": "Bootstrap capacitor pin supplying the high-side gate driver. Connect a 0.1\u03bcF ceramic capacitor between BS and LX. Abs max BS-LX = 6V."+      },+      {+        "number": "8",+        "name": "LX",+        "type": "output",+        "description": "Switching node; drain of internal N-channel top FET (RDS(ON) 150m\u03a9). Connect to the external inductor and freewheeling Schottky diode. Handles up to 3A output; dynamic voltage rating VIN+3V to GND-5V for 10ns."+      },+      {+        "number": "EP",+        "name": "EPAD",+        "type": "power_in",+        "description": "Exposed thermal pad on the bottom of the SO8E package. Must be connected to the GND pin and to the system ground plane for optimal thermal performance (\u03b8JA = 42\u00b0C/W, \u03b8JC = 4\u00b0C/W)."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2206101716_Silergy-Corp-SY8513FCC_C3034281.pdf",+        "pages": 6,+        "sha256": "6ddffce45b3660b0",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 9,+        "described": 9,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "Silergy Corp",+      "Package": "SOP-8-EP",+      "Category": "PMIC",+      "Pins": "9"+    }+  },+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "sy8513fcc"+  ],+  "discovery_pitch": "SY8513FCC (Silergy Corp) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +144,5 @@     "docs/sy8513fcc-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file