Loads on click. Unloads only if this page sits in the background.
Contents

README

markdown

SY8079AAC

Silergy Corp · DC-DC Converters · SOT-23-5

SY8079AAC from Silergy Corp, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN input Enable control input. Drive high (>1.5V typ rising threshold) to turn the regulator on; drive low (<0.4V typ falling threshold) to shut it down (ISHDN ≈ 0.1µA). Do not float. Absolute maximum is -0.3V to 7.0V. A 1MΩ pull-down to GND is recommended if driven from a high-impedance source.
2 GND power_in Ground pin. Also serves as the thermal path; maximize PCB copper area connected to this pin for best thermal and noise performance.
3 LX output Switching node output. Connect to the external inductor (typ 2.2µH). Internally driven by the integrated 125mΩ high-side PFET and 95mΩ low-side NFET; peak current limit is 3.5A. Keep PCB copper on this net minimized to avoid noise coupling.
4 IN power_in Supply input pin, 2.7V to 6.5V operating range (absolute max 7.0V). Decouple to GND with at least a 10µF ceramic capacitor (22µF X5R or better recommended) placed close to the IN and GND pins to minimize the input loop area.
5 FB input Output feedback input to the internal error amplifier. Connect to the center of an external R1/R2 divider from VOUT to set the output voltage: VOUT = 0.6 × (1 + R1/R2), with VREF = 0.6V (0.588-0.612V). Absolute max -0.3V to 7.0V. Recommended divider resistances 10kΩ-1MΩ; a small 22pF feed-forward cap across R1 may improve transient response.

Key specifications

Parameter Value
Manufacturer Silergy Corp
Package SOT-23-5
Category PMIC
Pins 5

Ordering variants

  • SY8079AAC

CAD (KiCad official)

  • Symbol: SY8079AAC
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: sy8079aac-etched.step / sy8079aac-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sy8079aac.step / sy8079aac.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Silergy Corp datasheet (None pp, sha256 dc033f8adcb88a81, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF