component

SY5072ABC

Public Made by Adom

by adom

Silergy Corp AC-DC Controllers And Regulators, SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)sy5072abcfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers sy5072abc: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
sy5072abc-etched.glb Publish 0.1.0 · Ray 16d ago
sy5072abc-etched.step sy5072abc: factory component page (tier=lcsc) · Ray 16d ago
sy5072abc-hero.glb sy5072abc: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
sy5072abc-hero.overlay.json Publish 0.1.0 · Ray 16d ago
sy5072abc.glb Publish 0.1.0 · Ray 16d ago
sy5072abc.kicad_mod Publish 0.1.0 · Ray 16d ago
sy5072abc.kicad_sym Publish 0.1.0 · Ray 16d ago
sy5072abc.lbr Publish 0.1.0 · Ray 16d ago
sy5072abc.step Publish 0.1.0 · Ray 16d ago

SY5072ABC

Silergy Corp · AC-DC Controllers And Regulators · SOT-23-6

SY5072ABC from Silergy Corp, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ISEN input Current limit and zero-crossing sense pin: the MOSFET peak current is limited cycle by cycle when ISEN exceeds VISEN_LIMIT (1.00V typ.), and a drop to -80mV is used to detect zero inductor current for valley turn-on.
2 GND power_in Ground pin.
3 COMP passive Loop compensation pin; an RC network must be connected between this pin and ground to stabilize the control loop.
4 FB input Feedback pin that receives the output voltage divider; the internal reference is 1.25V (VREF 1.225V to 1.275V) and the OVP threshold VFB_OVP is 1.35V.
5 VIN power_in Power supply pin with 9V to 22V recommended operating range, UVLO turn-on at 14.6V and turn-off at 7.5V, and VIN OVP at 24.5V.
6 DRV output Gate driver pin that connects to the gate of the primary MOSFET through a resistor; typical source current is 75mA, sink current is 400mA, and gate drive voltage is 12V.

Key specifications

Parameter Value
Manufacturer Silergy Corp
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Internal Reference Voltage VREF 1.225 1.25 1.275 V 4
VIN Turn-on Threshold VVIN_ON 14.6 V 4
VIN Turn-off Threshold VVIN_OFF 7.5 V 4
VIN OVP Voltage VVIN_OVP 24.5 V 4
Start up Current IST 1.9 µA VVIN<VVIN_ON 4
Quiescent Current IQ 0.45 mA No Switching 4
Discharge Current in Protection Mode IVIN_P 5 mA VVIN>VVIN_OVP 4
Current Limit Voltage VISEN_LIMIT 1 V 4
VFB at Fast Start up VFB_LOW 1.1 V 4
OVP Voltage Threshold VFB_OVP 1.35 V 4
Gate Driver Voltage VGate 12 V 4
Typical Source Current ISOURCE 75 mA 4
Typical Sink Current ISINK 400 mA 4
Max ON Time TON_MAX 24 µs Vcomp=2.5V 4
Min ON Time TON_MIN 0.45 µs 4
Thermal Shutdown Temperature TSD 155 ℃ 4
VIN recommended operating voltage VIN, DRV 9 22 V 2
Operating temperature range (labelled absolute maximum range) -40 150 °C 2
VIN absolute maximum voltage VIN -0.3 28 V 2
DRV absolute maximum voltage DRV -0.3 25 V 2
ISEN, COMP, FB absolute maximum voltage ISEN, COMP, FB 3.6 V 2
Power Dissipation 0.6 W @ TA = 25°C SOT23-6 2
Temperature Range -40 150 °C 2
Lead Temperature (Soldering, 10 sec.) 260 °C 10 sec. 2
Storage Temperature Range -65 150 °C 2
Package Thermal Resistance junction-to-ambient θJA 170 °C/W SOT-23-6 2
Package Thermal Resistance junction-to-case θJC 130 °C/W SOT-23-6 2

CAD (KiCad official)

  • Symbol: SY5072ABC
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: sy5072abc-etched.step / sy5072abc-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sy5072abc.step / sy5072abc.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Silergy Corp datasheet (13 pp, sha256 87453d8baa31cc1c, retrieved 2026-10-15, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF