STUSB4700QTR
Public Made by Adomby adom
STMicroelectronics AC-DC Controllers and Regulators, QFN-24-EP(4x4). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSTUSB4700QTR
STMicroelectronics · AC-DC Controllers and Regulators · QFN-24-EP(4x4)
STUSB4700QTR from STMicroelectronics, in a QFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | Ground reference channel 1. Not connected internally, but the datasheet directs it to be tied to ground. |
| 2 | CC1 | bidirectional | Type-C configuration channel 1 (HV analog I/O). Connects to Type-C receptacle pin A5 for cable attach detection, orientation, and BMC PD signaling. Robust to short-to-VBUS up to 22 V. |
| 3 | VCONN | power_out | 5 V power source for VCONN supply to an active Type-C cable/plug. Sourced through internal switch with OVP and OCP. |
| 4 | CC2 | bidirectional | Type-C configuration channel 2 (HV analog I/O). Connects to Type-C receptacle pin B5 for cable attach detection, orientation, and BMC PD signaling. Robust to short-to-VBUS up to 22 V. |
| 5 | NC | unconnected | Ground reference channel 2. Not connected internally, but the datasheet directs it to be tied to ground. |
| 6 | RESET | input | Digital reset input (active high). Asserting places the device in reset. |
| 7 | SCL | input | I2C clock input from the host master. Requires an external pull-up to the I2C bus supply. |
| 8 | SDA | bidirectional | I2C data line, active-low open-drain bidirectional. Requires an external pull-up to the I2C bus supply. |
| 9 | ALERT# | output | I2C interrupt / alert to host, active-low open-drain. Requires an external pull-up. |
| 10 | GND | power_in | Device ground reference. |
| 11 | GPIO1 | output | General-purpose I/O #1, open-drain. Function is configurable through NVM/registers. |
| 12 | GPIO0 | output | General-purpose I/O #0, open-drain. Function is configurable through NVM/registers. |
| 13 | VVAR_ADDR0 | bidirectional | Analog I/O sampled at start-up to set the I2C device address bit 0 (variable voltage output). Configures slave address at boot. |
| 14 | GPIO2 | output | General-purpose I/O #2, open-drain. Function is configurable through NVM/registers. |
| 15 | GPIO3 | output | General-purpose I/O #3, open-drain. Function is configurable through NVM/registers. |
| 16 | GPIO4 | output | General-purpose I/O #4, open-drain. Function is configurable through NVM/registers. |
| 17 | A_B_SIDE | output | Cable orientation indication, active-low open-drain. Drives an external USB SuperSpeed mux select signal. |
| 18 | VBUS_SENSE | input | High-voltage analog input for VBUS voltage monitoring and internal discharge path. Connect to the VBUS rail (up to 28 V). |
| 19 | VBUS_DISCH | output | External VBUS discharge path control, high-voltage open-drain, active-low. |
| 20 | VBUS_EN_SRC | output | VBUS source power-path enable, high-voltage open-drain, active-low. Drives an external switch or DC-DC enable; requires an external pull-up. |
| 21 | VREG_1V2 | power_out | 1.2 V internal LDO regulator output. Requires a ~1 uF decoupling capacitor to GND. |
| 22 | VSYS | power_in | Low-voltage power supply from system (VSYS = 3.0 V to 5.5 V). Tie to GND if not used. |
| 23 | VREG_2V7 | power_out | 2.7 V internal LDO regulator output. Requires a ~1 uF decoupling capacitor to GND. |
| 24 | VDD | power_in | High-voltage main power supply from USB power line (VDD = 4.1 V to 22 V). Fed from VBUS on the system side. |
| EP | EP | power_in | Exposed thermal pad on the package underside; internally connected to ground. Must be soldered to the PCB ground plane for electrical return and thermal dissipation. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | QFN-24-EP(4x4) |
| Category | PMIC |
| Pins | 25 |
Ordering variants
Same part, different packaging or reel option.
STUSB4700QTRSTUSB4700QTRYQTR
CAD (KiCad official)
- Symbol:
STUSB4700QTR - Footprint:
Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm - 3D model: QFN-24-EP(4x4) (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
stusb4700qtr.step |
277 KB | You want the bare part, or you mark your own boards. |
stusb4700qtr-etched.step |
2.7 MB | You want the part with STUSB4700QTR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 671 faces against 158 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (43 pp, sha256
246b86806a90a975, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).