component
STS5NF60L
Public Made by Adomby adom
STMicroelectronics MOSFETs, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
STS5NF60L
STMicroelectronics · MOSFETs · SO-8
STS5NF60L from STMicroelectronics, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S | passive | Source terminal of the N-channel MOSFET (internal schematic pin 1). |
| 2 | S | passive | Source terminal of the N-channel MOSFET (internal schematic pin 2). |
| 3 | S | passive | Source terminal of the N-channel MOSFET (internal schematic pin 3). |
| 4 | G | input | Gate terminal; VGS rated ±20 V with threshold of 1 V min to 2.5 V max at ID = 250 µA. |
| 5 | D | passive | Drain terminal (VDSS 60 V, ID 5 A continuous at TC = 25°C). |
| 6 | D | passive | Drain terminal (VDSS 60 V, ID 5 A continuous at TC = 25°C). |
| 7 | D | passive | Drain terminal (VDSS 60 V, ID 5 A continuous at TC = 25°C). |
| 8 | D | passive | Drain terminal (VDSS 60 V, ID 5 A continuous at TC = 25°C). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SO-8 |
| Category | Transistors/Thyristors |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
STS5NF60L - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SO-8 (KiCad packages3D, STEP)
- 3D model files:
sts5nf60l-etched.step/sts5nf60l-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sts5nf60l.step/sts5nf60l.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (12 pp, sha256
e1da329a1cb6ed65, retrieved 2026-10-08, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# STS5NF60L
**STMicroelectronics** · MOSFETs · SO-8
STS5NF60L from STMicroelectronics, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S | passive | Source terminal of the N-channel MOSFET (internal schematic pin 1). |
| 2 | S | passive | Source terminal of the N-channel MOSFET (internal schematic pin 2). |
| 3 | S | passive | Source terminal of the N-channel MOSFET (internal schematic pin 3). |
| 4 | G | input | Gate terminal; VGS rated ±20 V with threshold of 1 V min to 2.5 V max at ID = 250 µA. |
| 5 | D | passive | Drain terminal (VDSS 60 V, ID 5 A continuous at TC = 25°C). |
| 6 | D | passive | Drain terminal (VDSS 60 V, ID 5 A continuous at TC = 25°C). |
| 7 | D | passive | Drain terminal (VDSS 60 V, ID 5 A continuous at TC = 25°C). |
| 8 | D | passive | Drain terminal (VDSS 60 V, ID 5 A continuous at TC = 25°C). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SO-8 |
| Category | Transistors/Thyristors |
| Pins | 8 |
## CAD (KiCad official)
- Symbol: `STS5NF60L`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SO-8 (KiCad packages3D, STEP)
- 3D model files: `sts5nf60l-etched.step` / `sts5nf60l-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `sts5nf60l.step` / `sts5nf60l.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [STMicroelectronics datasheet](https://www.st.com/resource/en/datasheet/sts5nf60l.pdf) (12 pp, sha256 `e1da329a1cb6ed65`, retrieved 2026-10-08, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/sts5nf60l-datasheet.pdf)