main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4h ago
viewers sts4dnf60l: viewers · Ray 4h ago
package.json Publish 0.1.0 · Ray 4h ago
page.json Set visibility: public · Ray 4h ago
README.md Publish 0.1.0 · Ray 4h ago
sts4dnf60l-etched.glb sts4dnf60l: factory component page (tier=lcsc) · Ray 4h ago
sts4dnf60l-etched.step sts4dnf60l: factory component page (tier=lcsc) · Ray 4h ago
sts4dnf60l-hero.glb sts4dnf60l: hero GLB from the etched model (keeps the MPN mark) · Ray 4h ago
sts4dnf60l-hero.overlay.json Publish 0.1.0 · Ray 4h ago
sts4dnf60l.glb Publish 0.1.0 · Ray 4h ago
sts4dnf60l.kicad_mod Publish 0.1.0 · Ray 4h ago
sts4dnf60l.kicad_sym Publish 0.1.0 · Ray 4h ago
sts4dnf60l.lbr Publish 0.1.0 · Ray 4h ago
sts4dnf60l.step Publish 0.1.0 · Ray 4h ago

STS4DNF60L

TECH PUBLIC · MOSFETs · SOP-8

STS4DNF60L from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1 (N-channel); VDS=60V, ID=6A rating for the device.
2 G1 input Gate of MOSFET 1; gate-source voltage limit ±20V, threshold 1.2V min to 2.5V max at VDS=VGS, ID=250µA.
3 S2 passive Source of MOSFET 2 (N-channel); VDS=60V, ID=6A rating for the device.
4 G2 input Gate of MOSFET 2; gate-source voltage limit ±20V, threshold 1.2V min to 2.5V max at VDS=VGS, ID=250µA.
5 D2 passive Drain of MOSFET 2, connected to pin 6; drain-source voltage 60V max, continuous drain current 6A.
6 D2 passive Drain of MOSFET 2, connected to pin 5; drain-source voltage 60V max, continuous drain current 6A.
7 D1 passive Drain of MOSFET 1, connected to pin 8; drain-source voltage 60V max, continuous drain current 6A.
8 D1 passive Drain of MOSFET 1, connected to pin 7; drain-source voltage 60V max, continuous drain current 6A.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: STS4DNF60L
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: sts4dnf60l-etched.step / sts4dnf60l-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sts4dnf60l.step / sts4dnf60l.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (5 pp, sha256 13dca29ce23acc13, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF