main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 22h ago
viewers sts1dnc45: viewers · Ray 22h ago
package.json sts1dnc45: LCSC part number C501060 (was published as the bare integer) · Ray 6h ago
page.json sts1dnc45: LCSC part number C501060 (was published as the bare integer) · Ray 6h ago
README.md Initial commit: component/sts1dnc45 · Ray 22h ago
sts1dnc45-etched.glb sts1dnc45: factory component page (tier=lcsc) · Ray 22h ago
sts1dnc45-etched.step sts1dnc45: factory component page (tier=lcsc) · Ray 22h ago
sts1dnc45-hero.glb Publish 0.1.0 · Ray 22h ago
sts1dnc45-hero.overlay.json Publish 0.1.0 · Ray 22h ago
sts1dnc45.glb Publish 0.1.0 · Ray 22h ago
sts1dnc45.kicad_mod Publish 0.1.0 · Ray 22h ago
sts1dnc45.kicad_sym Publish 0.1.0 · Ray 22h ago
sts1dnc45.lbr Publish 0.1.0 · Ray 22h ago
sts1dnc45.step Publish 0.1.0 · Ray 22h ago

STS1DNC45

STMicroelectronics · MOSFETs · SO-8

STS1DNC45 from STMicroelectronics, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1 (N-channel, VDSS 450 V, ID 0.4 A continuous at TC = 25°C).
2 G1 input Gate of MOSFET 1, with absolute maximum gate-source voltage of ±30 V.
3 S2 passive Source of MOSFET 2 (N-channel, VDSS 450 V, ID 0.4 A continuous at TC = 25°C).
4 G2 input Gate of MOSFET 2, with absolute maximum gate-source voltage of ±30 V.
5 D2 passive Drain of MOSFET 2, tied to pin 6, with drain-source voltage rating of 450 V.
6 D2 passive Drain of MOSFET 2, tied to pin 5, with drain-source voltage rating of 450 V.
7 D1 passive Drain of MOSFET 1, tied to pin 8, with drain-source voltage rating of 450 V.
8 D1 passive Drain of MOSFET 1, tied to pin 7, with drain-source voltage rating of 450 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SO-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: STS1DNC45
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: sts1dnc45-etched.step / sts1dnc45-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sts1dnc45.step / sts1dnc45.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (8 pp, sha256 ae30b0beb65cbcbe, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF