component
STM8S207S6T3C
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-44(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSTM8S207S6T3C
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-44(10x10)
STM8S207S6T3C from STMicroelectronics, in a LQFP-44(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NRST | bidirectional | Reset pin (listed as I/O with the reset function in Table 6); its electrical characteristics are in section 10.3.7, which is not in this extract. |
| 2 | PA1/OSCIN | bidirectional | Port A1, resonator/crystal input (OSCIN); standard port with slow (O1, up to 2 MHz) output speed. |
| 3 | PA2/OSCOUT | bidirectional | Port A2, resonator/crystal output (OSCOUT); standard port with slow (O1, up to 2 MHz) output speed. |
| 4 | VSSIO_1 | power_in | I/O ground for the I/O ring. |
| 5 | VSS | power_in | Digital ground. |
| 6 | VCAP | passive | 1.8 V regulator capacitor pin; an external VCAP capacitor is connected here (see section 10.3.1). |
| 7 | VDD | power_in | Digital power supply; the device operates from 2.95 V to 5.5 V. |
| 8 | VDDIO_1 | power_in | I/O power supply. |
| 9 | PA4/UART1_RX | bidirectional | Port A4 with UART1 receive; high-sink (HS) output with O3 programmable speed, and its state is controlled by the ROM bootloader during bootloader activation. |
| 10 | PA5/UART1_TX | bidirectional | Port A5 with UART1 transmit; high-sink (HS) output with O3 programmable speed. |
| 11 | PA6/UART1_CK | bidirectional | Port A6 with UART1 synchronous clock; high-sink (HS) output with O3 programmable speed. |
| 12 | VDDA | power_in | Analog power supply for the ADC. |
| 13 | VSSA | power_in | Analog ground. |
| 14 | PB7/AIN7 | bidirectional | Port B7 with ADC analog input 7; standard port with O1 output speed. |
| 15 | PB6/AIN6 | bidirectional | Port B6 with ADC analog input 6; standard port with O1 output speed. |
| 16 | PB5/AIN5 | bidirectional | Port B5 with ADC analog input 5; I2C_SDA is available as the alternate function after remap (AFR6). |
| 17 | PB4/AIN4 | bidirectional | Port B4 with ADC analog input 4; I2C_SCL is available as the alternate function after remap (AFR6). |
| 18 | PB3/AIN3 | bidirectional | Port B3 with ADC analog input 3; TIM1_ETR is available as the alternate function after remap (AFR5). |
| 19 | PB2/AIN2 | bidirectional | Port B2 with ADC analog input 2; TIM1_CH3N is available as the alternate function after remap (AFR5). |
| 20 | PB1/AIN1 | bidirectional | Port B1 with ADC analog input 1; TIM1_CH2N is available as the alternate function after remap (AFR5). |
| 21 | PB0/AIN0 | bidirectional | Port B0 with ADC analog input 0; TIM1_CH1N is available as the alternate function after remap (AFR5). |
| 22 | PE6/AIN9 | bidirectional | Port E6 with ADC analog input 9; standard port with O1 output speed. |
| 23 | PE5/SPI_NSS | bidirectional | Port E5 with SPI master/slave select; standard port with O1 output speed. |
| 24 | PC1/TIM1_CH1 | bidirectional | Port C1 with Timer 1 channel 1; high-sink (HS) output with O3 programmable speed. |
| 25 | PC2/TIM1_CH2 | bidirectional | Port C2 with Timer 1 channel 2; high-sink (HS) output with O3 programmable speed. |
| 26 | PC3/TIM1_CH3 | bidirectional | Port C3 with Timer 1 channel 3; high-sink (HS) output with O3 programmable speed. |
| 27 | PC5/SPI_SCK | bidirectional | Port C5 with SPI clock; high-sink (HS) output with O3 programmable speed. |
| 28 | VSSIO_2 | power_in | I/O ground for the I/O ring. |
| 29 | VDDIO_2 | power_in | I/O power supply. |
| 30 | PC6/SPI_MOSI | bidirectional | Port C6 with SPI master out / slave in; high-sink (HS) output with O3 programmable speed. |
| 31 | PC7/SPI_MISO | bidirectional | Port C7 with SPI master in / slave out; high-sink (HS) output with O3 programmable speed. |
| 32 | PG0/CAN_TX | bidirectional | Port G0 with beCAN transmit; the datasheet states the beCAN interface is available on STM8S208xx devices only, so this function does not apply to the STM8S207S6. |
| 33 | PG1/CAN_RX | bidirectional | Port G1 with beCAN receive; the datasheet states the beCAN interface is available on STM8S208xx devices only, so this function does not apply to the STM8S207S6. |
| 34 | PE2/I2C_SDA | bidirectional | Port E2 with I2C data; true open-drain (T) output with no protection diode to VDD and no weak pull-up. |
| 35 | PE1/I2C_SCL | bidirectional | Port E1 with I2C clock; true open-drain (T) output with no protection diode to VDD and no weak pull-up. |
| 36 | PE0/CLK_CCO | bidirectional | Port E0 with configurable clock output; high-sink (HS) output with O3 programmable speed. |
| 37 | PD0/TIM3_CH2 | bidirectional | Port D0 with Timer 3 channel 2; high-sink (HS) output; TIM1_BKIN (AFR3) and CLK_CCO (AFR2) are available as remapped alternate functions. |
| 38 | PD1/SWIM | bidirectional | Port D1 with SWIM data interface; high-sink (HS) output, fast default speed after reset, and input pull-up during the reset phase and after internal reset release. |
| 39 | PD2/TIM3_CH1 | bidirectional | Port D2 with Timer 3 channel 1; high-sink (HS) output; TIM2_CH3 (AFR1) is available as a remapped alternate function. |
| 40 | PD3/TIM2_CH2 | bidirectional | Port D3 with Timer 2 channel 2; high-sink (HS) output; ADC_ETR (AFR0) is available as a remapped alternate function. |
| 41 | PD4/TIM2_CH1/BEEP | bidirectional | Port D4 with Timer 2 channel 1; high-sink (HS) output; BEEP output (AFR7) is available as a remapped alternate function. |
| 42 | PD5/UART3_TX | bidirectional | Port D5 with UART3 data transmit; standard port with O1 output speed. |
| 43 | PD6/UART3_RX | bidirectional | Port D6 with UART3 data receive; standard port with O1 output speed, and its state is controlled by the ROM bootloader during bootloader activation. |
| 44 | PD7/TLI | bidirectional | Port D7 with top level interrupt; standard port with O1 output speed; TIM1_CH4 (AFR4) is available as a remapped alternate function on this 44-pin package only. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | LQFP-44(10x10) |
| Category | Embedded Processors & Controllers |
| Pins | 44 |
CAD (KiCad official)
- Symbol:
STM8S207S6T3C - Footprint:
Package_QFP:LQFP-44_10x10mm_P0.8mm - 3D model: LQFP-44(10x10) (KiCad packages3D, STEP)
- 3D model files:
stm8s207s6t3c-etched.step/stm8s207s6t3c-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm8s207s6t3c.step/stm8s207s6t3c.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (117 pp, sha256
7adeaa849cf9e22f, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).