component
STM8S207C8T6
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-48(7x7). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSTM8S207C8T6
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)
STM8S207C8T6 from STMicroelectronics, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NRST | bidirectional | Reset pin: external low-level pulse resets the device; also driven low internally to output a reset pulse (typ. 15 µs) with internal pull-up (typ. 55 kΩ). |
| 2 | PA1/OSCIN | bidirectional | Port A1 I/O (slow speed O1, floating/weak pull-up); default alternate function is resonator/crystal oscillator input (OSCIN) for HSE clock. |
| 3 | PA2/OSCOUT | bidirectional | Port A2 I/O (slow speed O1, floating/weak pull-up); default alternate function is resonator/crystal oscillator output (OSCOUT) for HSE clock. |
| 4 | VSSIO_1 | power_in | I/O ground supply pin 1; must always be connected to external ground. |
| 5 | VSS | power_in | Digital ground supply; must always be connected to external ground. |
| 6 | VCAP | passive | 1.8 V internal main voltage regulator decoupling pin; requires an external capacitor of 470 nF to 3300 nF to VSS (ESR ≤0.3 Ω, ESL ≤15 nH). |
| 7 | VDD | power_in | Digital power supply pin, operating range 2.95 V to 5.5 V. |
| 8 | VDDIO_1 | power_in | I/O power supply pin 1, operating range 2.95 V to 5.5 V. |
| 9 | PA3/TIM2_CH3 | bidirectional | Port A3 I/O (slow speed O1); default alternate function TIM2 channel 3 (capture/compare); remaps to TIM3_CH1 when AFR1 option bit is set. |
| 10 | PA4/UART1_RX | bidirectional | Port A4 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function UART1 receive; pulled up during bootloader activation. |
| 11 | PA5/UART1_TX | bidirectional | Port A5 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function UART1 transmit. |
| 12 | PA6/UART1_CK | bidirectional | Port A6 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function UART1 synchronous clock output. |
| 13 | VDDA | power_in | Analog power supply pin for the 10-bit ADC, operating range 3 V to 5.5 V. |
| 14 | VSSA | power_in | Analog ground supply pin for the 10-bit ADC. |
| 15 | PB7/AIN7 | bidirectional | Port B7 I/O (slow speed O1); default alternate function ADC analog input 7 (AIN7). |
| 16 | PB6/AIN6 | bidirectional | Port B6 I/O (slow speed O1); default alternate function ADC analog input 6 (AIN6). |
| 17 | PB5/AIN5 | bidirectional | Port B5 I/O (slow speed O1); default alternate function ADC analog input 5 (AIN5); remaps to I2C_SDA when AFR6 option bit is set. |
| 18 | PB4/AIN4 | bidirectional | Port B4 I/O (slow speed O1); default alternate function ADC analog input 4 (AIN4); remaps to I2C_SCL when AFR6 option bit is set. |
| 19 | PB3/AIN3 | bidirectional | Port B3 I/O (slow speed O1); default alternate function ADC analog input 3 (AIN3); remaps to TIM1_ETR when AFR5 option bit is set. |
| 20 | PB2/AIN2 | bidirectional | Port B2 I/O (slow speed O1); default alternate function ADC analog input 2 (AIN2); remaps to TIM1_CH3N when AFR5 option bit is set. |
| 21 | PB1/AIN1 | bidirectional | Port B1 I/O (slow speed O1); default alternate function ADC analog input 1 (AIN1); remaps to TIM1_CH2N when AFR5 option bit is set. |
| 22 | PB0/AIN0 | bidirectional | Port B0 I/O (slow speed O1); default alternate function ADC analog input 0 (AIN0); remaps to TIM1_CH1N when AFR5 option bit is set. |
| 23 | PE7/AIN8 | bidirectional | Port E7 I/O (slow speed O1); default alternate function ADC analog input 8 (AIN8). |
| 24 | PE6/AIN9 | bidirectional | Port E6 I/O (slow speed O1); default alternate function ADC analog input 9 (AIN9). |
| 25 | PE5/SPI_NSS | bidirectional | Port E5 I/O (slow speed O1); default alternate function SPI master/slave select (NSS). |
| 26 | PC1/TIM1_CH1 | bidirectional | Port C1 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function TIM1 channel 1. |
| 27 | PC2/TIM1_CH2 | bidirectional | Port C2 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function TIM1 channel 2. |
| 28 | PC3/TIM1_CH3 | bidirectional | Port C3 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function TIM1 channel 3. |
| 29 | PC4/TIM1_CH4 | bidirectional | Port C4 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function TIM1 channel 4. |
| 30 | PC5/SPI_SCK | bidirectional | Port C5 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function SPI clock (SCK). |
| 31 | VSSIO_2 | power_in | I/O ground supply pin 2; must always be connected to external ground. |
| 32 | VDDIO_2 | power_in | I/O power supply pin 2, operating range 2.95 V to 5.5 V. |
| 33 | PC6/SPI_MOSI | bidirectional | Port C6 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function SPI master-out/slave-in (MOSI). |
| 34 | PC7/SPI_MISO | bidirectional | Port C7 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function SPI master-in/slave-out (MISO). |
| 35 | PG0/CAN_TX | bidirectional | Port G0 I/O (slow speed O1); default alternate function beCAN transmit; note beCAN interface is populated only on STM8S208xx devices, not on this STM8S207xx part. |
| 36 | PG1/CAN_RX | bidirectional | Port G1 I/O (slow speed O1); default alternate function beCAN receive; note beCAN interface is populated only on STM8S208xx devices, not on this STM8S207xx part. |
| 37 | PE3/TIM1_BKIN | bidirectional | Port E3 I/O (slow speed O1); default alternate function TIM1 break input (BKIN). |
| 38 | PE2/I2C_SDA | bidirectional | Port E2 I/O, true open-drain (no internal pull-up or protection diode to VDD, slow speed O1); default alternate function I2C data line (SDA). |
| 39 | PE1/I2C_SCL | bidirectional | Port E1 I/O, true open-drain (no internal pull-up or protection diode to VDD, slow speed O1); default alternate function I2C clock line (SCL). |
| 40 | PE0/CLK_CCO | bidirectional | Port E0 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function configurable clock output (CCO). |
| 41 | PD0/TIM3_CH2 | bidirectional | Port D0 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function TIM3 channel 2; remaps to TIM1_BKIN (AFR3) or CLK_CCO (AFR2, which takes priority) when set. |
| 42 | PD1/SWIM | bidirectional | Port D1 I/O, high-sink capability, fast speed with fast default (O4); default alternate function SWIM single-wire debug/programming data; held in pull-up input state during and immediately after reset release. |
| 43 | PD2/TIM3_CH1 | bidirectional | Port D2 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function TIM3 channel 1; remaps to TIM2_CH3 when AFR1 option bit is set. |
| 44 | PD3/TIM2_CH2 | bidirectional | Port D3 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function TIM2 channel 2; remaps to ADC_ETR when AFR0 option bit is set. |
| 45 | PD4/TIM2_CH1/BEEP | bidirectional | Port D4 I/O, high-sink capability, fast/slow programmable speed (O3); default alternate function TIM2 channel 1; remaps to BEEP buzzer output when AFR7 option bit is set. |
| 46 | PD5/UART3_TX | bidirectional | Port D5 I/O (slow speed O1); default alternate function UART3 data transmit. |
| 47 | PD6/UART3_RX | bidirectional | Port D6 I/O (slow speed O1); default alternate function UART3 data receive; pulled up during bootloader activation. |
| 48 | PD7/TLI | bidirectional | Port D7 I/O (slow speed O1); default alternate function top-level interrupt (TLI) input. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | LQFP-48(7x7) |
| Category | Embedded Processors & Controllers |
| Pins | 48 |
CAD (KiCad official)
- Symbol:
STM8S207C8T6 - Footprint:
Package_QFP:LQFP-48_7x7mm_P0.5mm - 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
- 3D model files:
stm8s207c8t6-etched.step/stm8s207c8t6-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm8s207c8t6.step/stm8s207c8t6.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (103 pp, sha256
9ab3f7b6dda7af91, retrieved 2026-09-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).